- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1915 > DS3141+ (Maxim Integrated Products)IC FRAMER DS3/E3 SNGL 144CSBGA PDF資料下載
參數(shù)資料
| 型號： | DS3141+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 64/88頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FRAMER DS3/E3 SNGL 144CSBGA |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 160 |
| 控制器類型： | DS3/E3 調(diào)幀器 |
| 接口： | LIU |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 電流 - 電源： | 80mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 144-BGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 144-TECSBGA（13x13） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
DS3141/DS3142/DS3143/DS3144 Single/Dual/Triple/Quad DS3/E3 Framers
67 of 88
8. OPERATION DETAILS
8.1 Reset
The DS314x devices must be reset by activating the
JTRST and RST pins after the power supply has settled and
the input clocks have stabilized to their normal operating conditions. The
JTRST pin can be permanently wired low
if desired. After reset, all read/write control register bits are reset to 0 except for RDATH and TUA1, which are set
to 1. The reset states of the device pins are as follows:
E3 mode is enabled.
The LIU interface is in dual-rail (POS/NEG) mode with HDB3 encoding and decoding enabled.
TPOS and TNEG transmit an unframed all-ones signal (E3 AIS) on the transmit LIU interface.
RDAT is forced to a logic 1 level to present an unframed all-ones signal (E3 AIS) on the receive system
interface.
TCLK is a noninverted, delayed version of TICLK.
ROCLK is a noninverted, delayed version or RCLK.
TSOF is an active-high input pin.
RSOF, RLOS, and ROOF are active high.
TDEN/TGCLK is in the TDEN (data enable) mode and is active high.
RDEN/RGCLK is in the RDEN (data enable) mode and is active high.
JTDO is tri-stated.
8.2 DS3 and E3 Mode Configuration
In all modes, the TUA1 bit in the MC1 register and RDATH bit in the MC4 register must be cleared. These bits are
set to 1 at reset to generate an unframed all-ones (E3 AIS) signal on both the transmit LIU interface (TPOS/TNEG)
and the receive system interface (RDAT).
E3 Mode
Default framer operation after reset is E3 mode. To begin operation in E3 mode after reset, clear the TUA1 bit in
the MC1 register and clear the RDATH bit in the MC4 register. A 34.368MHz clock must be applied to the TICLK
pin.
DS3 M23 Mode
To change framer operation after reset to DS3 M23 mode, set the DS3M bit to 1 in the T3E3CR1 register, clear the
TUA1 bit in the MC1 register, and clear the RDATH bit in the MC4 register. A 44.736MHz clock must be applied to
the TICLK pin.
DS3 C-Bit Parity Mode
To change framer operation after reset to DS3 C-Bit Parity mode, set the DS3M and CBEN bits to 1 in the
T3E3CR1 register, clear the TUA1 bit in the MC1 register, and clear the RDATH bit in the MC4 register. A
44.736MHz clock must be applied to the TICLK pin.
8.3 LIU and System Interface Configuration
LIU Interface
After reset the default LIU interface format is dual-rail (POS/NEG) with B3ZS/HDB3 encoding and decoding
enabled. To change framer operation after reset to binary (NRZ) format with B3ZS/HDB3 encoding and decoding
disabled (disabled in the framer but should be enabled in the LIU), set the BIN bit to 1 in the MC1 register.
System Interface
After reset the TDEN/TGCLK and RDEN/RGCLK pins default to data enable behavior (TDEN, RDEN) and the
TSOF pin defaults to being an input. If gapped clock behavior is desired, set the TDENMS bit tin the MC3 register
and/or the RDENMS bit in the MC4 register. To configure TSOF as an output pin, set the TSOFC bit to 1 in the
MC3 register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS31412N | IC 12CH DS3/3 FRAMER 349-BGA |
| DS3150TN | IC LIU T3/E3/STS-1 IND 48-TQFP |
| DS3154N+ | IC LIU DS3/E3/STS-1 QD 144CSBGA |
| DS3164+ | IC ATM/PACKET PHY QUAD 400-BGA |
| DS3170+ | IC TXRX DS3/E3 100-CSBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3141+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Single DS3/E3 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS314-1010NR WAF | 制造商:ON Semiconductor 功能描述: |
| DS31412 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 12 Port DS3/E3 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS31412N | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 12 Port DS3/E3 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS31415 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:3-Input, 4-Output, Single DPLL Timing IC with Sub-ps Output Jitter and 1588 Clock |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。