參數資料
型號： DS3141+
廠商： Maxim Integrated Products
文件頁數： 38/88頁
文件大?。?/td> 0K
描述： IC FRAMER DS3/E3 SNGL 144CSBGA
產品培訓模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝： 160
控制器類型： DS3/E3 調幀器
接口： LIU
電源電壓： 3.135 V ~ 3.465 V
電流 - 電源： 80mA
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 144-BGA，CSPBGA
供應商設備封裝： 144-TECSBGA（13x13）
包裝： 托盤
DS3141/DS3142/DS3143/DS3144 Single/Dual/Triple/Quad DS3/E3 Framers
43 of 88
Register Name:
FECR1
Register Description:
Frame Error Count Register 1
Register Address:
24h
Bit #
7
6
5
4
3
2
1
0
Name
FE7
FE6
FE5
FE4
FE3
FE2
FE1
FE0
Default
0
Register Name:
FECR2
Register Description:
Frame Error Count Register 2
Register Address:
25h
Bit #
7
6
5
4
3
2
1
0
Name
FE15
FE14
FE13
FE12
FE11
FE10
FE9
FE8
Default
0
Bits 0 to 15: Frame Error Count (FE[15:0]). This count register contains the value of the internal framer error
counter latched during the last error counter update. The internal counter counts either the number of OOF
occurrences or the number of framing bit errors received. The type of counting is configured through the FECC[1:0]
control bits in the T3E3CR2 register. The possible configurations are shown below.
FECC[1:0]
Frame Error-Count Register (FECR1) Configuration
00
DS3 Mode: Count OOF occurrences
E3 Mode: Count OOF occurrences
01
DS3 Mode: Count both F-bit and M-bit errors
E3 Mode: Count bit errors in the FAS word
10
DS3 Mode: Count only F-bit errors
E3 Mode: Count word errors in the FAS word
11
DS3 Mode: Count only M-bit errors
E3 Mode: Illegal state
When the counter is configured to count OOF occurrences, it increments by one each time the framer loses receive
synchronization. When the counter is configured to count framing bit errors, the counter can be configured through
the ECC control bit in the T3E3CR2 register to either continue counting frame bit errors during an OOF event or
not.
Register Name:
PCR1
Register Description:
P-Bit Parity Error Count Register 1
Register Address:
26h
Bit #
7
6
5
4
3
2
1
0
Name
PE7
PE6
PE5
PE4
PE3
PE2
PE1
PE0
Default
0
Register Name:
PCR2
Register Description:
P-Bit Parity Error Count Register 2
Register Address:
27h
Bit #
7
6
5
4
3
2
1
0
Name
PE15
PE14
PE13
PE12
PE11
PE10
PE9
PE8
Default
0
Bits 0 to 15: P-Bit Parity Error Count (PE[15:0]). This count register contains the value of the internal P-bit parity
error counter latched during the last error counter update. The internal counter counts the number of DS3 P-bit
parity errors. In E3 mode this counter is meaningless and should be ignored. A P-bit parity error is defined as an
occurrence when the two P bits in a DS3 frame do not match one another or when the two P bits do not match the
parity calculation made on the information bits. Through the ECC control bit in the T3E3CR2 register, the counter
can be configured to either continue counting P-bit parity errors during an OOF event or not.
相關PDF資料
PDF描述
DS31412N IC 12CH DS3/3 FRAMER 349-BGA
DS3150TN IC LIU T3/E3/STS-1 IND 48-TQFP
DS3154N+ IC LIU DS3/E3/STS-1 QD 144CSBGA
DS3164+ IC ATM/PACKET PHY QUAD 400-BGA
DS3170+ IC TXRX DS3/E3 100-CSBGA
相關代理商/技術參數
參數描述
DS3141+ 功能描述:網絡控制器與處理器 IC Single DS3/E3 Framer RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS314-1010NR WAF 制造商:ON Semiconductor 功能描述:
DS31412 功能描述:網絡控制器與處理器 IC 12 Port DS3/E3 Framer RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS31412N 功能描述:網絡控制器與處理器 IC 12 Port DS3/E3 Framer RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS31415 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:3-Input, 4-Output, Single DPLL Timing IC with Sub-ps Output Jitter and 1588 Clock
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*