- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166397 > B900J24PXX12I 0-BIT, 80 MHz, OTHER DSP, PQFP44 PDF資料下載
參數(shù)資料
| 型號(hào)： | B900J24PXX12I |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | 0-BIT, 80 MHz, OTHER DSP, PQFP44 |
| 文件頁數(shù)： | 43/100頁 |
| 文件大小： | 1547K |
| 代理商： | B900J24PXX12I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
Advance Data Sheet
B900
July 1999
Baseband Signal Processor
Lucent Technologies Inc.
47
5 Software Architecture (continued)
5.1
Instruction Set (continued)
5.1.7 Cache Instructions
Each cache instruction requires one program-memory word. Table 32 shows cache instructions and their required
numbers of instruction cycles. Control instructions and long immediate values cannot be stored inside the cache.
Cache instruction formats are as follows:
do K {
INSTR_1
INSTR_2
.
INSTR_NI
}
redo K
When the cache is used to execute a block of instructions, the cycle timings of the instructions are as follows:
s
In the first pass, the instructions are fetched from program memory and the cycle times are the normal out-of-
cache values, except for the last instruction in the block of NI instructions. This instruction executes in two cycles.
s
During pass two through pass K – 1, each instruction is fetched from cache and the in-cache timings apply.
s
During the last (Kth) pass, the block of instructions is fetched from cache and the in-cache timings apply, except
that the timing of the last instruction is the same as if it were out-of-cache.
The redo instruction treats the instructions currently in the cache memory as another loop to be executed K times.
Using the redo instruction, instructions are re-executed from the cache without reloading the cache.
The number of iterations, K, for a do or redo can be set at run time by first moving the number of iterations into the
cloop register (7 bits unsigned), then issuing the do cloop or redo cloop. At the completion of the loop, the value
of cloop is decremented to 0; hence, cloop needs to be written before each do cloop or redo cloop.
Table 32. Cache Instructions
Cache Instructions
Number of Cycles
do
1
redo
2
Table 33. Replacement Table for Cache Instructions
Replace
Instruction
Encoding
Meaning
Kcloop*
* The assembly-language statement, do cloop (or redo cloop) is used to specify that the number of iterations is to be taken from the cloop
register. K is encoded as 0 in the instruction encoding to select cloop.
Number of times the instructions are to be executed taken from bits 6:0 of the cloop
register.
1 to 127
Number of times the instructions are to be executed is encoded in the instruction.
NI
1 to 15
1 to 15 instructions can be included.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| B900J24FXX12IT | 0-BIT, 59.88 MHz, OTHER DSP, PQFP44 |
| BA00CC0WCP-V5 | 1A Low Dropout Voltage Regulator with Shut Down Switch(Adustable Voltage) |
| BA10E6 | COPPER ALLOY, TIN FINISH, RING TERMINAL |
| BA12004 | 0.5 A, 7 CHANNEL, NPN, Si, POWER TRANSISTOR |
| BA1518SUR5VP | SINGLE COLOR DISPLAY CLUSTER, ULTRA RED |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| B-900-M-10 | 制造商:Thomas & Betts 功能描述: |
| B-900-M-10-EG | 制造商:Thomas & Betts 功能描述: |
| B-900-M-20 | 制造商:Thomas & Betts 功能描述: |
| B-900-M-20-EG | 制造商:Thomas & Betts 功能描述: |
| B901 | 制造商:EDAL 制造商全稱:EDAL 功能描述:Silicon Bridge Rectifier |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。