參數(shù)資料
型號(hào): ADV7184BSTZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 89/112頁(yè)
文件大?。?/td> 0K
描述: IC DECODER VID SDTV MULTI 80LQFP
標(biāo)準(zhǔn)包裝: 1
類型: 視頻解碼器
應(yīng)用: 投影儀,錄音機(jī),安全
電壓 - 電源,模擬: 3.15 V ~ 3.45 V
電壓 - 電源,數(shù)字: 1.65 V ~ 2 V
安裝類型: 表面貼裝
封裝/外殼: 80-LQFP
供應(yīng)商設(shè)備封裝: 80-LQFP(14x14)
包裝: 托盤
ADV7184
Rev. A | Page 78 of 112
Interrupt Request Output Operation
When an interrupt event occurs, the interrupt pin
INTRQ goes low, with a programmable duration given
by INTRQ_DUR_SEL [1:0]
INTRQ_DUR_SEL [1:0], Interrupt Duration Select,
Address 0x40 [7:6], User Sub Map
Table 98. INTRQ_DUR_SEL [1:0] Function
INTRQ_DUR_SEL [1:0]
Description
00 (default)
3 XTAL periods
01
15 XTAL periods
10
63 XTAL periods
11
Active until cleared
When the active-until-cleared interrupt duration is selected and the
event that caused the interrupt is no longer in force, the interrupt
persists until it is masked or cleared.
For example, if the ADV7184 loses lock, an interrupt is generated
and the INTRQ pin goes low. If the ADV7184 returns to the
locked state, INTRQ continues to be driven low until the
SD_LOCK bit is either masked or cleared.
Interrupt Drive Level
The ADV7184 resets with open drain enabled and interrupt
masking disabled. Therefore, INTRQ is in a high imped-
ance state after a reset. Either 01 or 10 must be written to
INTRQ_OP_SEL [1:0] for a logic level to be driven out from
the INTRQ pin.
It is also possible to write to a bit in the ADV7184 that manually
asserts the INTRQ pin. This bit is MPU_STIM_INTRQ.
INTRQ_OP_SEL [1:0], Interrupt Duration Select,
Address 0x40 [1:0], User Sub Map
Table 99. INTRQ_OP_SEL [1:0] Function
INTRQ_OP_SEL [1:0]
Description
00 (default)
Open drain
01
Driven low when active
10
Driven high when active
11
Reserved
Multiple Interrupt Events
If an interrupt event occurs and then another interrupt event
occurs before the system controller has cleared or masked the
first interrupt event, the ADV7184 does not generate a second
interrupt signal. Therefore, the system controller should check
all unmasked interrupt status bits because more than one may
be active.
Macrovision Interrupt Selection Bits
The user can select between pseudosync pulse and color stripe
detection as outlined in Table 100.
MV_INTRQ_SEL [1:0], Macrovision Interrupt Selection
Bits, Address 0x40 [5:4], User Sub Map
Table 100. MV_INTRQ_SEL [1:0] Function
MV_INTRQ_SEL [1:0]
Description
00
Reserved
01 (default)
Pseudosync only
10
Color stripe only
11
Either pseudosync or color stripe
Additional information about the interrupt system is detailed in
相關(guān)PDF資料
PDF描述
ADV7188BSTZ IC DECODER VID MULTIFORM 80LQFP
ADV7189BBSTZ IC VIDEO DECODER SDTV 80-LQFP
ADV7194KSTZ IC ENCODER VIDEO EXT-10 80-LQFP
ADV7202KSTZ IC CODEC VIDEO 10BIT 64LQFP
ADV7311KST IC VID ENC 6-12BIT DAC'S 64LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7185 制造商:AD 制造商全稱:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output
ADV7185KST 制造商:AD 制造商全稱:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output
ADV7186 制造商:AD 制造商全稱:Analog Devices 功能描述:Video Decoder and Display Processor
ADV7186BBCZ 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動(dòng)電話,手機(jī),視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
ADV7186BBCZ-RL 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動(dòng)電話,手機(jī),視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064