- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1901 > ADV7184BSTZ (Analog Devices Inc)IC DECODER VID SDTV MULTI 80LQFP PDF資料下載
參數(shù)資料
| 型號： | ADV7184BSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 108/112頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DECODER VID SDTV MULTI 80LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 視頻解碼器 |
| 應(yīng)用： | 投影儀，錄音機(jī)，安全 |
| 電壓 - 電源，模擬： | 3.15 V ~ 3.45 V |
| 電壓 - 電源，數(shù)字： | 1.65 V ~ 2 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-LQFP |
| 供應(yīng)商設(shè)備封裝： | 80-LQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁當(dāng)前第108頁第109頁第110頁第111頁第112頁
ADV7184
Rev. A | Page 95 of 112
Bit1
Address
Register
Bit Description
7 6 5 4 3 2 1 0 Comments
Notes
0xE4
SD Saturation Cr
SD_SAT_CR [7:0]. These bits adjust the
saturation of the picture by affecting gain on
the Cr channel.
1 0 0 0 0 0 0 0 Chroma gain = 0 dB
NVBEG [4:0]. Number of lines after lCOUNT
rollover to set V high.
0 0 1 0 1 NTSC default (ITU-R BT.656)
0
Set to low when manual
programming
NVBEGSIGN.
1
Not suitable for user
programming
0
No delay
NVBEGDELE. This bit delays the V bit going
high by one line relative to NVBEG (even field).
1
Additional delay by one line
0
No delay
0xE5
NTSC V Bit Begin
NVBEGDELO. This bit delays the V bit going
high by one line relative to NVBEG (odd field). 1
Additional delay by one line
0xE6
NTSC V Bit End
NVEND [4:0]. These bits control the number
of lines after lCOUNT rollover to set V low.
0 0 1 0 0 NTSC default (ITU-R BT.656)
0
Set to low when manual
programming
NVENDSIGN.
1
Not suitable for user
programming
0
No delay
NVENDDELE. This bit delays the V bit going
low by one line relative to NVEND (even field).
1
Additional delay by one line
0
No delay
NVENDDELO. This bit delays the V bit going
low by one line relative to NVEND (odd field).
1
Additional delay by one line
NFTOG [4:0]. These bits control the number
of lines after lCOUNT rollover to toggle F signal.
0 0 0 1 1 NTSC default
0
Set to low when manual
programming
NFTOGSIGN.
1
Not suitable for user
programming
0
No delay
NFTOGDELE. This bit delays the F transition
by one line relative to NFTOG (even field).
1
Additional delay by one line
0
No delay
0xE7
NTSC F Bit Toggle
NFTOGDELO. This bit delays the F transition
by one line relative to NFTOG (odd field).
1
Additional delay by one line
PVBEG [4:0]. These bits control the number of
lines after lCOUNT rollover to set V high.
0 0 1 0 1 PAL default (ITU-R BT.656)
0
Set to low when manual
programming
PVBEGSIGN.
1
Not suitable for user
programming
0
No delay
PVBEGDELE. This bit delays the V bit going
high by one line relative to PVBEG (even field).
1
Additional delay by one line
0
No delay
0xE8
PAL V Bit Begin
PVBEGDELO. This bit delays the V bit going
high by one line relative to PVBEG (odd field).
1
Additional delay by one line
PVEND [4:0]. These bits control the number of
lines after lCOUNT rollover to set the V bit low.
1 0 1 0 0 PAL default (ITU-R BT.656)
0
Set to low when manual
programming
PVENDSIGN.
1
Not suitable for user
programming
0
No delay
PVENDDELE. This bit delays the V bit going
low by one line relative to PVEND (even field).
1
Additional delay by one line
0
No delay
0xE9
PAL V Bit End
PVENDDELO. This bit delays the V bit going
low by one line relative to PVEND (odd field).
1
Additional delay by one line
PFTOG [4:0]. These bits control the number of
lines after lCOUNT rollover to toggle the F signal.
0 0 0 1 1 PAL default (ITU-R BT.656)
0
Set to low when manual
programming
PFTOGSIGN.
1
Not suitable for user
programming
0
No delay
PFTOGDELE. This bit delays the F transition
by one line relative to PFTOG (even field).
1
Additional delay by one line
0
No delay
0xEA
PAL F Bit Toggle
PFTOGDELO. This bit delays the F transition
by one line relative to PFTOG (odd field).
1
Additional delay by one line
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7188BSTZ | IC DECODER VID MULTIFORM 80LQFP |
| ADV7189BBSTZ | IC VIDEO DECODER SDTV 80-LQFP |
| ADV7194KSTZ | IC ENCODER VIDEO EXT-10 80-LQFP |
| ADV7202KSTZ | IC CODEC VIDEO 10BIT 64LQFP |
| ADV7311KST | IC VID ENC 6-12BIT DAC'S 64LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7185 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7185KST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7186 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Video Decoder and Display Processor |
| ADV7186BBCZ | 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動電話，手機(jī)，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| ADV7186BBCZ-RL | 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動電話，手機(jī)，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。