- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382783 > μPD30100 (NEC Corp.) 64-bit RISC Microprosessor(64位 RISC 微處理器) PDF資料下載
參數(shù)資料
| 型號： | μPD30100 |
| 廠商： | NEC Corp. |
| 英文描述： | 64-bit RISC Microprosessor(64位 RISC 微處理器) |
| 中文描述： | 64位RISC Microprosessor（64位的RISC微處理器） |
| 文件頁數(shù)： | 49/52頁 |
| 文件大?。?/td> | 365K |
| 代理商： | ΜPD30100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當前第49頁第50頁第51頁第52頁
49
μ
PD30100
APPENDIX DIFFERENCES BETWEEN V
R
4100 AND V
R
4300
TM
Item
V
R
4100
V
R
4300
Instruction
set
Multi-processor synchronization
(LL, LLD, SC, SCD) instructions
None
Supported
Sum-of-products (MADD16,
DMADD16) Instructions
Supported
None
Standby mode transition
instruction
Supported
None
Floating-point instruction
None
Supported
PRld register
Imp = 0x0C
Imp = 0x0B
TLB
Page size
1 K, 4 K, 16 K, 64 K, 256 K
4 K, 16 K, 64 K, 256 K, 1 M, 4 M, 16 M
Cache
Size
Instruction: 2K bytes
Data: 1K bytes
Instruction: 16K bytes
Data: 8K bytes
Line size
Instruction: 4 words
Data: 4 words
Instruction: 8 words
Data: 4 words
Parity
Instruction: 1 bit per 1 word
Data: 1 bit per 1 byte
None
System bus
Handshake signal
EReq, PReq, PMaster, ERdy
EReq, PReq, PMaster, EOK
interface
Write data transfer rate
D, Dx, Dxx, Dxxx
D, Dxx
Address generation during
block read
Subblock in word units for both
instruction and data
Instruction: Sequential
Data: Subblock in 2-word units
Address generation during
block write
Subblock in word units for both
instruction and data
Sequential for both instruction and data
Non-cache high-speed write
Supported (set by AD bit of config
register)
Supported
Address ready timing
2S cycles before issuance cycle
(ERdy active)
From 1S cycle before issuance cycle
to issuance cycle (EOK active)
Re-execution of processor
request
None
Supported
Status after last data write
Ends access
Retains last data when transfer rate
is set
Parity check
1 bit per 1 byte
None
SysCmd bus parity miss
indication
Fault pin
None
Clock
interface
Multiplication rate of input to
internal
4
1.5, 2, 3
Division rate of internal to bus
1, 2
1.5, 2, 3
Clock output
TClock, MasterOut
TClock
SyncOut-SyncIn bus
None
Supported
Manipulation at cold reset
Both ColdReset and Reset pins are
asserted
ColdReset pin is asserted (Reset pin
is don’t care)
JTAG interface
None
Supported
Standby mode
3 types
None
Supply voltage
2.2 to 3.6 V
3.0 to 3.6 V
相關PDF資料 |
PDF描述 |
|---|---|
| μPD30101 | 64-Bit Microprocessor(64位微處理器) |
| μPD30102 | 64-/32-BIT Microprocessor(64/32位微處理器) |
| μPD30121 | 64-Bit MIPS RISC Microprocessor(64 位RISC 微處理器) |
| μPD30122 | 64-Bit RISC Microprosessor(64位RISC微處理器) |
| μPD30181 | 64-Bit RISC Microprosessor(64位RISC微處理器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PD301-024-03-PC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| PD301-024-03-P-C-200 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DC to DC Converter |
| PD301-024-03-P-C-250 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DC to DC Converter |
| PD301-024-03-P-C-300 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DC to DC Converter |
| PD301-024-03-PI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。