![](http://datasheet.mmic.net.cn/Exar-Corporation/XRT86VL30IV-F_datasheet_100157/XRT86VL30IV-F_105.png)
XRT86VL30
100
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
TABLE 94: BLOCK INTERRUPT STATUS REGISTER (BISR)
HEX ADDRESS: 0X0B00
BIT
FUNCTION
TYPE
DEFAULT
DESCRIPTION-OPERATION
7
Reserved
For E1 mode only
6
LBCODE
RO
0
Loopback Code Block Interrupt Status
This bit indicates whether or not the Loopback Code block has an
interrupt request awaiting service.
0 - Indicates no outstanding Loopback Code Block interrupt request
is awaiting service
1 - Indicates the Loopback Code block has an interrupt request
awaiting service. Interrupt Service routine should branch to the inter-
rupt source and read the Loopback Code Interrupt Status register
(address 0x0B0A) to clear the interrupt
NOTE:
This bit will be reset to 0 after the microprocessor has
performed a read to the Loopback Code Interrupt Status
Register.
5
RxClkLOS
RO
0
Loss of Recovered Clock Interrupt Status
This bit indicates whether or not the T1 receive framer is currently
declaring the "Loss of Recovered Clock" interrupt.
0 = Indicates that the T1 Receive Framer Block is NOT currently
declaring the "Loss of Recovered Clock" interrupt.
1 = Indicates that the T1 Receive Framer Block is currently declar-
ing the "Loss of Recovered Clock" interrupt.
NOTE: This bit is only active if the clock loss detection feature is
enabled (Register - 0x0100)
4
ONESEC
RO
0
One Second Interrupt Status
This bit indicates whether or not the T1 receive framer block is cur-
rently declaring the "One Second" interrupt.
0 = Indicates that the T1 Receive Framer Block is NOT currently
declaring the "One Second" interrupt.
1 = Indicates that the T1 Receive Framer Block is currently declar-
ing the "One Second" interrupt.
3
HDLC
RO
0
HDLC Block Interrupt Status
This bit indicates whether or not the HDLC block has any interrupt
request awaiting service.
0 = Indicates no outstanding HDLC block interrupt request is await-
ing service
1 = Indicates HDLC Block has an interrupt request awaiting service.
Interrupt Service routine should branch to the interrupt source and
read the corresponding Data LInk Status Registers (address
0x0B06, 0x0B16, 0x0B26, 0x0B10, 0x0B18, 0x0B28) to clear the
interrupt.
NOTE:
This bit will be reset to 0 after the microprocessor has
performed a read to the corresponding Data Link Status
Registers that generated the interrupt.