![](http://datasheet.mmic.net.cn/Exar-Corporation/XRT86VL30IV-F_datasheet_100157/XRT86VL30IV-F_127.png)
XRT86VL30
122
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
TABLE 106: EXCESSIVE ZERO STATUS REGISTER (EXZSR)
HEX ADDRESS: 0X0B0E
BIT
FUNCTION
TYPE
DEFAULT
DESCRIPTION-OPERATION
7-1
Reserved
-
Reserved
0
EXZ_STATUS
RUR/
WC
0
Change in Excessive Zero Condition Interrupt Status
This Reset-Upon-Read bit field indicates whether or not the “Change in
Excessive Zero Condition” interrupt within the T1 Receive Framer Block
has occurred since the last read of this register.
If this interrupt is enabled, then the Receive T1 Framer block will gener-
ate an interrupt in response to either one of the following conditions.
1. Whenever the Receive T1 Framer block detects the Excessive
Zero Condition.
2. Whenever the Receive T1 Framer block clears the Excessive Zero
Condition
0 = Indicates the “Change in Excessive Zero Condition” interrupt has
NOT occurred since the last read of this register
1 = Indicates the “Change in Excessive Zero Condition” interrupt has
occurred since the last read of this register
TABLE 107: EXCESSIVE ZERO ENABLE REGISTER (EXZER)
HEX ADDRESS: 0X0B0F
BIT
FUNCTION
TYPE
DEFAULT
DESCRIPTION-OPERATION
7-1
-
Reserved
0
EXZ_ENB
R/W
0
Change in Excessive Zero Condition Interrupt Enable
This bit enables or disables the “Change in Excessive Zero Condi-
tion” interrupt within the T1 Receive Framer.
If this interrupt is enabled, then the Receive T1 Framer block will
generate an interrupt in response to either one of the following
conditions.
1. Whenever the Receive T1 Framer block detects the
Excessive Zero Condition.
2. Whenever the Receive T1 Framer block clears the Excessive
Zero Condition
0 - Disables the “Change in Excessive Zero Condition” interrupt
within the Receive T1 Framer Block
1 - Enables the “Change in Excessive Zero Condition” interrupt
within the Receive T1 Framer Block