參數(shù)資料
型號(hào): XCF128XFTG64C
廠商: Xilinx Inc
文件頁(yè)數(shù): 30/88頁(yè)
文件大?。?/td> 0K
描述: IC PROM SRL 128M GATE 64-FTBGA
標(biāo)準(zhǔn)包裝: 1
可編程類型: 系統(tǒng)內(nèi)可編程
存儲(chǔ)容量: 128Mb
電源電壓: 1.7 V ~ 2 V
工作溫度: -40°C ~ 85°C
封裝/外殼: 64-TBGA
供應(yīng)商設(shè)備封裝: 64-TFBGA
包裝: 托盤(pán)
產(chǎn)品目錄頁(yè)面: 601 (CN2011-ZH PDF)
其它名稱: 122-1578
Platform Flash XL High-Density Configuration and Storage Device
DS617 (v3.0.1) January 07, 2010
Product Specification
36
R
Table 18: Lock Status
Current Protection Status(1) (WP, DQ1, DQ0)
Next Protection Status(1) (WP, DQ1, DQ0)
Current State
Program/Erase
Allowed
After Block Lock
Command
After Block Unlock
Command
After Block Lock-
Down Command
After WP
Transition
1,0,0
1,0,1
1,0,0
1,1,1
0,0,0
1,0,1(2)
1,0,1
1,0,0
1,1,1
0,0,1
1,1,0
1,1,1
1,1,0
1,1,1
0,1,1
1,1,1
1,1,1
1,1,0
1,1,1
0,1,1
0,0,0
0,0,1
0,0,0
0,1,1
1,0,0
0,0,1(2)
0,0,1
0,0,0
0,1,1
1,0,1
0,1,1
0,1,1
1,1,1 or 1,1,0(3)
Notes:
1.
The lock status is defined by the write protect pin and by DQ1 (‘1’ for a locked-down block) and DQ0 (‘1’ for a locked block) as read in the
Read Electronic Signature command with DQ1 = VIH and DQ0 = VIL.
2.
All blocks are locked at power-up, so the default configuration is 001 or 101 according to WP status.
3.
A WP transition to VIH on a locked block will restore the previous DQ0 value, giving a 111 or 110.
相關(guān)PDF資料
PDF描述
XCF32PFS48C IC PROM SRL 1.8V 32M 48CSBGA
XCR3256XL-7CS280C IC CPLD 256MCELL 3.3V HP 280CSP
XCS10-3VQG100C IC FPGA 5V C-TEMP 100-VQFP
XCV600E-8HQ240C IC FPGA 1.8V C-TEMP 240-HQFP
XCV812E-8FG900C IC FPGA 1.8V C-TEMP 900-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCF128XFTG64CES 制造商:Xilinx 功能描述:
XCF12-L4Z1 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF12-L4Z1
XCF12-S1 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF12-S1
XCF13-S1 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF13-S1
XCF16P 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMs