![](http://datasheet.mmic.net.cn/190000/UPD703111GM-10-UEU_datasheet_14990899/UPD703111GM-10-UEU_61.png)
CHAPTER 2 PIN FUNCTIONS
61
Preliminary User’s Manual U16031EJ2V1UD
(15) PLLVSS (PLL ground)
This is a ground pin for PLL synthesizer.
(16) SSEL0, SSEL1 (Clock generator operating mode select) input
These are input pins used to specify the clock generator’s operating mode.
(17) JIT0, JIT1 (SSCG (spread spectrum frequency synthesizer phase locked loop) clock generator
operating mode select) input
These are input pins used to specify the SSCG operating mode.
(18) DCK (Debug clock)
input
This pin inputs a debug clock. At the rising edge of the DCK signal, the DMS and DDI signals are sampled,
and data is output from the DDO pin at the falling edge of the DCK signal. Keep this pin high when the
debug function is not used.
(19) DDI (Debug data input)
input
This pin inputs debug data. This pin is sampled at the rising edge of the DCK signal when the debug serial
interface is in the shift state. Data is input with the LSB first. Keep this pin high when the debug function is
not used.
(20) DDO (Debug data output)
3-state output
This pin outputs debug data. It outputs data at the falling edge of the DCK signal when the debug serial
interface is in the shift state. Data is output with the LSB first.
(21) DMS (Debug mode select)
input
This input pin selects a debug mode. Depending on the level of the DMS signal, the state machine of the
debug serial interface changes. This pin is sampled at the rising edge of the DCK signal. Keep this pin high
when the debug function is not used.
(22) DRST (Debug reset)
input
This pin inputs a debug reset signal that is a negative-logic signal to initialize the DCU asynchronously.
When this signal goes low, the DCU is reset/invalidated. Keep this pin low when the debug function is not
used.
(23) MODE0, MODE1 (Mode) input
These are input pins used to specify the operating mode.
(24) RESET (Reset) input
RESET is a signal that is input asynchronously and that has a constant low level width regardless of the
operating clock’s status. When this signal is input, a system reset is executed as the first priority ahead of all
other operations.
In addition to being used for ordinary initialization/start operations, this pin can also be used to release a
standby mode (HALT, IDLE, or software STOP).
(25) X1, X2 (Crystal)
These pins are used to connect the resonator that generates the system clock.