![](http://datasheet.mmic.net.cn/190000/UPD703111GM-10-UEU_datasheet_14990899/UPD703111GM-10-UEU_50.png)
CHAPTER 2 PIN FUNCTIONS
50
Preliminary User’s Manual U16031EJ2V1UD
(3) P50 to P55 (Port 5) 3-state I/O
P50 to P55 function as a 6-bit I/O port that can be set to input or output in 1-bit units.
Besides functioning as an I/O port, in the control mode, these pins operate as DMA request input, DMA
acknowledge output, DMA transfer termination output (terminal count), real-time pulse unit (RPU) I/O, and
external interrupt request input.
The operation mode can be set to port or control mode in 1-bit units, specified by the port 5 mode control
register (PMC5).
(a) Port mode
P50 to P55 can be set to input or output in 1-bit units using the port 5 mode register (PM5).
(b) Control mode
P50 to P55 can be set to port/control mode in 1-bit units using the PMC5 register.
(i)
DMARQ0, DMARQ1 (DMA request) input
These are DMA service request signal input pins.
They correspond to DMA channels 0 and 1,
respectively, and operate independently of each other. The priority order is fixed to DMARQ0 >
DMARQ1 > DMARQ2 > DMARQ3.
These signals are sampled at the rising edge of the BUSCLK signal. Maintain an active level until a
DMA request is acknowledged.
(ii) DMAAK0, DMAAK1 (DMA acknowledge) output
These are acknowledge signal output pins that show a DMA service request was granted. They
correspond to DMA channels 0 and 1, respectively, and operate independently of each other.
In flyby transfer, these signals become active when external memory is being accessed and internal
instruction RAM (in the write mode) is being accessed. When DMA transfers are being executed
between internal data RAM, internal instruction RAM (in the read mode), and on-chip peripheral I/O,
they do not become active.
In 2-cycle transfer, these are used as the signals to control the DMARQ0 and DMARQ1 signals.
(iii) TC0, TC1 (Terminal count) output
These are terminal count signal output pins that show that the DMA transfer from the DMA controller
is complete.
These pins correspond to DMA channels 0 and 1 respectively, and operate
independently of each other. The terminal count signals of DMA channels 0 to 3 can be commonly
output from the TC0 pin.
These signals become active for 1 clock at the rising edge of the BUSCLK signal.
(iv) INTPC00, INTPC01 (Interrupt request from peripherals) input
These are external interrupt request input pins and the external capture trigger input pins of timer C0.
(v) TIC0 (Timer input) input
This is an external count clock input pin of timer C0.
(vi) TOC0 (Timer output) output
This is a pulse signal output pin of timer C0.
(vii) INTP50 to INTP52 (Interrupt request from peripherals) input
These are external interrupt request input pins.