參數(shù)資料
型號(hào)： TMC22X5YA
廠商： Fairchild Semiconductor Corporation
英文描述： Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit
中文描述： 多標(biāo)準(zhǔn)數(shù)字視頻解碼器三線自適應(yīng)梳狀解碼器系列，8
文件頁(yè)數(shù)： 60/84頁(yè)
文件大小： 417K
代理商： TMC22X5YA
TMC22x5yA
PRODUCT SPECIFICATION
60
REV. 1.0.0 2/4/03
DHSYNC are referenced to the input data (0HFLAT) and not
the output of the LSTORE1, i.e. 1HFLAT.
The duration of the DVSYNC signal is fixed to one line and
the duration of the DHSYNC signal is 64 clock periods.
Both these signals are generated by the internal horizontal
and vertical state machines.
The falling edge of these signals relative to the data matches
the requirements of the TMC22x91 family of digital encod-
ers.
AVOUT Active Video (Output Pin)
The decoder produces an active video signal starting 4 PCK
before the programmed start of active video and ending 4
PCK after the programmed end of active video. This signal is
used in both the video mixer (TMC22x8x) family and the
digital encoder (TMC22x9x) family. The end points of this
signal are flagged by the internally generated SAV and EAV
signals.
VBLK (Vertical Blanking Period)
The vertical blanking period conforms to the CCIR 656
specification for D1 component data streams. This signal is
decoded from the line ident, LID
4-0
, and is active low.
**
Table 18. Vertical Blanking Period
BBLK (Vertical Burst Blanking Period)
The vertical burst blanking blanks the lines with no burst
from the burst phase locked loop. This signal is controlled by
the video standard and the field count. The burst blanking
signal is active low.
Table 19. Vertical Burst Blanking Period
LID
4-0
List of Line Idents
The line numbers required to produce all the decoder control
signals are summarized in
**
Signal is available over the microprocessor data bus.
Internal
fi
eld no
0,2
Internal line no
0 - 5
260 & 261
0 - 6
260 - 262
0 - 21
310 & 311
0 - 22
311 & 312
0 - 5
260 & 261
0 - 6
260 & 262
NTSC
1,3
PAL
0, 2, 4, & 6
1, 3, 5, & 7
PAL-M
0, 2, 4, & 6
1, 3, 5, & 7
Internal
fi
eld no
0,2
Internal line no
0 - 5
259 - 261
0 - 6
260 - 262
0 - 5
309 - 311
0 - 5
309 - 312
0 - 4
310 & 311
0 - 6
310 - 312
0 - 7
259 - 261
0 - 7
259 - 262
0 - 6
258 & 261
0 - 6
260 - 262
NTSC
1,3
PAL
0 & 4
1 & 5
2 & 6
3 & 7
PAL-M
0 & 4
1 & 5
2 & 6
3 & 7
Table 20. Table of Line Idents, LID[4:0]
Line no:
0
1 - 4
5
6
7
8
9 - 16
17
18
19 - 21
22
23
24
25 - 257
258
259
LID
4-0
00
01
02
03
04
05
06
07
08
09
0A
0B
0C
0D
0E
0F
相關(guān)PDF資料
PDF描述
TMC22052AKHC Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit
TMC22053AKHC Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit
TMC22151AKHC Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit
TMC22152AKHC Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit
TMC22153AKHC JT 32C 32#20 SKT PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMC2302A 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Image Manipulation Sequencer
TMC2302AH5C 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Fairchild Semiconductor Corporation 功能描述:
TMC2302AH5C1 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Fairchild Semiconductor Corporation 功能描述:
TMC2302AKEC 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Image Manipulation Sequencer
TMC2302AKEC1 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Image Manipulation Sequencer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*