- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98080 > SII3114CTU PCI BUS CONTROLLER, PQFP176 PDF資料下載
參數(shù)資料
| 型號(hào)： | SII3114CTU |
| 元件分類(lèi)： | 總線控制器 |
| 英文描述： | PCI BUS CONTROLLER, PQFP176 |
| 封裝： | TQFP-176 |
| 文件頁(yè)數(shù)： | 104/127頁(yè) |
| 文件大小： | 564K |
| 代理商： | SII3114CTU |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)當(dāng)前第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
SiI3114 PCI to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
SiI-DS-0103-D
70
2007 Silicon Image, Inc.
Serial ATA SActive
Address Offset: 10CH / 18CH / 30CH / 38CH
Access Type: Read/Write 1/Clear
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
SActive bits
The bits of this register may be written with a 1, but are cleared if the corresponding bits of the second dword of a
FIS are set when the SDevice Bits FIS is received. All 32 bits may be cleared by writing 0x0000_0000 to the
register; individual bits may not be cleared except by the hardware.
SMisc
Address Offset: 140H / 1C0H / 340H / 3C0H
Access Type: Read/Write
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
FIS_Done
Transmit
_FIS
Transmit
_OK
IFIS_OK
Int
rlckFIS
R
e
ject
_IF
Accept_IF
R
x_IFIS
S
DB
pterr
Scr_dis
Cont_dis
VS_Lock_Abort
fpdmawr
dmainen
dmaouten
Transmit
_B
IST
devdrvn
nienf
is_dis
srst
C
o
mW
ake
pm_f
iscf
g
pm_locken
re
ffi
s
m
ode
P
M
CHG
P
MMO
DE
Reserved
PM
R
E
Q
This register contains bits for controlling Serial ATA power management, ComWake, loopback modes, and FIS
transfers.
Bit [31]: FIS_Done (R/W) – This bit is used to indicate to the link logic that all the data for the Transparent
FIS has been transferred and that the link can proceed to close out the FIS. This is used in Transparent
FIS transmission. Please refer to the “FIS Support” section on page 85 for more details.
Bit [30]: Transmit_FIS (W)– This bit is used to signal the link logic to start the process of transmitting a
Transparent FIS. Please refer to the “FIS Support” section on page 85 for more details.
Bit [29]: Transmit_OK (R)– This bit is used in Transparent FIS transmission. It is used by the link to signal
to the host that the current Transparent FIS has been successfully transferred to the device, and that R_OK
has been received.
Bit [28]: IFIS_OK (R)– This bit is used in the reception of Interlocked FISes. This bit is set by the link logic
to inform the host that the current Interlocked FIS has been successfully received with no errors.
Bit [27]: IntrlckFIS (R)– This bit is set to indicate to the host driver that the link has detected an the arrival
of an interlocked FIS and that the host should set up the DMA engine to start transfer of data
Bit [26]: Reject_IFIS (W)– This bit is set by the host driver to indicate to the link that the current Interlocked
FIS should be rejected. The link logic will respond to the device with an R_ERR when the complete FIS has
been received.
Bit [25]: Accept_IFIS (W)– This bit is set by the host driver to indicate to the link that the current interlocked
FIS should be accepted. The link logic will respond to the device with R_OK
Bit [24]: Rx_IFIS (W)– This bit is set by the host driver to inform the link/transport logic that the host has
set up the DMA engine to transfer the incoming Interlocked FIS and that the DMA cycles can begin
Bit [23]: SDB (R) – This bit indicates that a Set Device Bits FIS has been received
Bit [22]: pterr (R) – This bit indicates that a Protocol Error has occurred. An interrupt will be generated if bit
20 of SIEN is set.
Bit [21]: Scr_dis (R/W)– This bit disables the scrambling of data on the serial ATA bus. This is used only for
debugging purposes and should not be changed by the user
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SII3124ACBHU | PCI BUS CONTROLLER, PBGA364 |
| SII3512ECTU128 | PCI BUS CONTROLLER, PQFP128 |
| SII3531ACNU | PCI BUS CONTROLLER, QCC48 |
| SIO10N268-NU | MULTIFUNCTION PERIPHERAL, PQFP128 |
| SIS300 | GRAPHICS PROCESSOR, PBGA365 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SII3124A | 制造商:SILICONIMAGE 制造商全稱(chēng):SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller |
| SII3124ACBHU | 制造商:SILICONIMAGE 制造商全稱(chēng):SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller |
| SII3132 | 制造商:SILICONIMAGE 制造商全稱(chēng):SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller |
| SII3132CNU | 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 88-Pin QFN |
| SII3512 | 制造商:SILICONIMAGE 制造商全稱(chēng):SILICONIMAGE 功能描述:PCI to Serial ATA Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。