![](http://datasheet.mmic.net.cn/370000/ORCAORT4622_datasheet_16727788/ORCAORT4622_38.png)
38
Lucent Technologies Inc.
ORCAORT4622 FPSC
Four-Channel x 622 Mbits/s Backplane Transceiver
Preliminary Data Sheet
March 2000
FPGA Configuration Data Format
(continued)
Bit Stream Error Checking
There are three different types of bit stream error
checking performed in the ORCA Series 3+ FPSCs:
ID frame, frame alignment, and CRC checking.
The ID data frame is sent to a dedicated location in the
FPSC. This ID frame contains a unique code for the
device for which it was generated. This device code is
compared to the internal code of the FPSC. Any differ-
ences are flagged as an ID error. This frame is auto-
matically created by the bit stream generation program
in ORCAFoundry.
Each data and address frame in the FPSC begins with
a frame start pair of bits and ends with eight stop bits
set to 1. If any of the previous stop bits were a 0 when a
frame start pair is encountered, it is flagged as a frame
alignment error.
Error checking is also done on the FPSC for each
frame by means of a checksum byte. If an error is found
on evaluation of the checksum byte, then a
checksum/parity error is flagged.
When any of the three possible errors occur, the FPSC
is forced into an idle state, forcing INIT low. The FPSC
will remain in this state until either the
RESET
or
PRGM
pins are asserted.
If using either of the
MPI
modes to configure the FPSC,
the specific type of bit stream error is written to one of
the
MPI
registers by the FPGA configuration logic. The
PGRM
bit of the
MPI
control register can also be used
to reset out of the error condition and restart configura-
tion.
FPGA Configuration Modes
There are eight methods for configuring the FPSC. Six
of the configuration modes are selected on the M0, M1,
and M2 input and are shown in Table 12. A fourth input,
M3, is used to select the frequency of the internal oscil-
lator, which is the source for CCLK in some configura-
tion modes. The nominal frequencies of the internal
oscillator are 1.25 MHz and 10 MHz. The 1.25 MHz fre-
quency is selected when the M3 input is unconnected
or driven to a high state.
Note that the Master parallel mode of configuration that
is available in the ORCASeries 3 FPGAs is not avail-
able in the ORT4622.
More information on the general FPGA modes of con-
figuration can be found in the ORCA Series 3 data
sheet.
Table 12. Configuration Modes
* Motorolais a registered trademark of Motorola, Inc.
Intelis a registered trademark of Intel Corporation.
M2
M1
M0
CCLK
Configuration
Mode
Master Serial
Slave Parallel
Microprocessor:
Motorola* Pow-
erPC
Microprocessor:
Intel
i960
Reserved
Async Peripheral
Reserved
Slave Serial
Data
0
0
0
0
0
1
0
1
0
Output
Input
Output
Serial
Parallel
Parallel
0
1
1
Output
Parallel
1
1
1
1
0
0
1
1
0
1
0
1
Output
Parallel
Input
Serial