- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383723 > ORCAORT8850 Single 2.3V PNP in OP, I temp, -40C to +85C, 8-MSOP, T/R PDF資料下載
參數(shù)資料
| 型號(hào)： | ORCAORT8850 |
| 英文描述： | Single 2.3V PNP in OP, I temp, -40C to +85C, 8-MSOP, T/R |
| 中文描述： | 現(xiàn)場(chǎng)可編程系統(tǒng)芯片（促進(jìn)文化基金）8通道x 850 Mbits /秒背板收發(fā)器 |
| 文件頁數(shù)： | 1/90頁 |
| 文件大小： | 1915K |
| 代理商： | ORCAORT8850 |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
Preliminary Data Sheet
March 2000
ORCA
ORT4622 Field-Programmable System Chip (FPSC)
Four-Channel x 622 Mbits/s Backplane Transceiver
Introduction
Lucent Technologies Microelectronics Group has
developed a solution for designers who need the
many advantages of FPGA-based design implemen-
tation, coupled with high-speed serial backplane data
transfer. The 622 Mbits/s backplane transceiver
offers a clockless, high-speed interface for interde-
vice communication on a board or across a back-
plane. The built-in clock recovery of the ORT4622
allows for higher system performance, easier-to-
design clock domains in a multiboard system, and
fewer signals on the backplane. Network designers
will benefit from the backplane transceiver as a net-
work termination device. The backplane transceiver
offers SONET scrambling/descrambling of data and
streamlined SONET framing, pointer moving, and
transport overhead handling, plus the programmable
logic to terminate the network into proprietary sys-
tems. For non-SONET applications, all SONET func-
tionality is hidden from the user and no prior
networking knowledge is required.
Embedded Core Features
I
Implemented in an ORCA Series 3 FPGA array.
I
Allows wide range of applications for SONET net-
work termination application as well as generic data
moving for high-speed backplane data transfer.
I
No knowledge of SONET/SDH needed in generic
applications. Simply supply data, 78 MHz clock, and
a frame pulse.
I
High-speed interface (HSI) function for clock/data
recovery serial backplane data transfer without
external clocks.
I
HSI function uses Lucent Technologies Microelec-
tronics Group’s proven 622 Mbits/s serial interface
core.
I
Four-channel HSI function provides 622 Mbits/s
serial interface per channel for a total chip band-
width of 2.5 Gbits/s (full duplex).
I
LVDS I/Os compliant with EIA*-644, support hot
insertion.
I
8:1 data multiplexing/demultiplexing for 77.76 MHz
byte-wide data processing in FPGA logic.
I
On-chip phase-lock loop (PLL) clock meets B jitter
tolerance specification of ITU-T Recommendation
G.958 (0.6
UI
P-P
at 250 kHz).
I
Powerdown option of HSI receiver on a per-
channel basis.
I
Highly efficient implementation with only 3% over-
head vs. 25% for 8B10B coding.
I
In-Band management and configuration.
I
Streamlined pointer processor (pointer mover) for
8 kHz frame alignment to system clocks.
I
Built-in boundry scan (IEEE
1149.1 JTAG).
I
FIFOs align incoming data across all four channels
for STS-48 (2.5 Gbits/s) operation (in quad STS-12
format).
I
1 + 1 protection supports STS-12/STS-48 redun-
dancy by either software or hardware control for
protection switching applications.
* EIA is a registered trademark of Electronic Industries Associa-
tion.
IEEE is a registered trademark of The Institute of Electrical and
Electronics Engineers, Inc.
Table 1. ORCAORT4622—Available FPGA Logic
The embedded core and interface are not included in the above gate counts. The usable gate count range from a logic-only gate count to
a gate count assuming 30% of the PFUs/SLICs being used as RAMs. The logic-only gate count includes each PFU/SLIC (counted as
108 gates per PFU/SLIC), including 12 gates pre-LUT/FF pair (eight per PFU), and 12 gates per SLC/FF pair (one per PFU). Each of the
four PIOs per PIC is counted as 16 gates (two FFs, fast-capture latch, output logic, CLK drivers, and I/O buffers). PFUs used as RAM are
counted at four gates per bit, with each PFU capable of implementing a 32 x 4 RAM (or 512 gates) per PFU.
Device
Usable
System
Gates
60K—120K
Number of
LUTs
Number of
Registers
Max User
RAM
Max User
I/Os
Array Size
Number of
PFUs
ORT4622
4032
5304
64K
259
18 x 28
504
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ORD211 | REED SWITCH |
| ORD221 | REED SWITCH |
| ord9216 | Reed Switch(舌簧開關(guān)) |
| ORD9702R5 | Optoelectronic |
| ORD9702 | ; Rise Time:120ns; Fall Time:60ns; Package/Case:38-TSSOP; Number of Drivers:1; Supply Voltage Max:50V; Driver Type:MOSFET; Leaded Process Compatible:Yes; Operating Temp. Max:85 C; Operating Temp. Min:-20 C |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ORD 228VL/25-27 AT | 功能描述:磁性/簧片開關(guān) REED SWITCH Single-contact RoHS:否 制造商:MEDER electronic (Standex) 開關(guān)類型:Reed 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)額定值:10 VA 操作范圍:10 At to 50 At 工作間隙: 磁鐵類型: 顏色: 端接類型:Axial 封裝:Bulk |
| ORD Module | 制造商:Emerson Network Power - Embedded Power 功能描述:ORD MODULE - Bulk |
| ORD# 10549117 | 制造商:Amphenol Corporation 功能描述:ORD# 10549117-PER DAN D. - Bulk |
| ORD211 | 制造商:MEDER 制造商全稱:Meder Electronic 功能描述:REED SWITCH |
| ORD211(0810) | 制造商:OKI Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。