- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383723 > ORCAORT8850 Single 2.3V PNP in OP, I temp, -40C to +85C, 8-MSOP, T/R PDF資料下載
參數(shù)資料
| 型號： | ORCAORT8850 |
| 英文描述： | Single 2.3V PNP in OP, I temp, -40C to +85C, 8-MSOP, T/R |
| 中文描述： | 現(xiàn)場可編程系統(tǒng)芯片（促進文化基金）8通道x 850 Mbits /秒背板收發(fā)器 |
| 文件頁數(shù)： | 61/90頁 |
| 文件大?。?/td> | 1915K |
| 代理商： | ORCAORT8850 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁當(dāng)前第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
Lucent Technologies Inc.
Lucent Technologies Inc.
61
Preliminary Data Sheet
March 2000
ORCA ORT4622 FPSC
Four-Channel x 622 Mbits/s Backplane Transceiver
Pin Information
(continued)
Table 39. FPGA Common-Function Pin Description
(continued)
* The ORCASeries 3 FPGA data sheet contains more information on how to control these signals during start-up. The timing of DONE release
is controlled by one set of bit stream options, and the timing of the simultaneous release of all other configuration pins (and the activation of all
user I/Os) is controlled by a second set of options.
Symbol
I/O
Description
Special-Purpose Pins
(continued)
TDI, TCK, TMS
I
If boundary scan is used, these pins are test data in, test clock, and test mode select
inputs. If boundary scan is not selected, all boundary-scan functions are inhibited
once configuration is complete. Even if boundary scan is not used, either TCK or
TMS must be held at logic one during configuration. Each pin has a pull-up enabled
during configuration.
After configuration, these pins are user-programmable I/O.*
During configuration in peripheral mode, RDY/RCLK indicates another byte can be
written to the FPGA. If a read operation is done when the device is selected, the
same status is also available on D7 in asynchronous peripheral mode.
During the master parallel configuration mode, RCLK is a read output signal to an
external memory. This output is not normally used.
In i960
microprocessor mode, this pin acts as the address latch enable (ALE) input.
After configuration, if the MPI is not used, this pin is a user-programmable I/O pin.*
High during configuration (HDC) is output high until configuration is complete. It is
used as a control output indicating that configuration is not complete.
Low during configuration (LDC) is output low until configuration is complete. It is
used as a control output indicating that configuration is not complete.
INIT is a bidirectional signal before and during configuration. During configuration, a
pull-up is enabled, but an external pull-up resistor is recommended. As an active-low
open-drain output, INIT is held low during power stabilization and internal clearing of
memory. As an active-low input, INIT holds the FPGA in the wait-state before the
start of configuration.
CS0 and CS1 are used in the asynchronous peripheral, slave parallel, and micropro-
cessor configuration modes. The FPGA is selected when CS0 is low and CS1 is
high. During configuration, a pull-up is enabled.
After configuration, these pins are user-programmable I/O pins.*
RD is used in the asynchronous peripheral configuration mode. A low on RD
changes D7 into a status output. As a status indication, a high indicates ready, and a
low indicates busy. WR and RD should not be used simultaneously. If they are, the
write strobe overrides.
This pin is also used as the microprocessor interface (MPI) data transfer strobe. For
PowerPC it is the transfer start (TS). For i960, it is the address/data strobe (ADS).
After configuration, if the MPI is not used, this pin is a user-programmable I/O pin.*
WR is used in the asynchronous peripheral configuration mode. When the FPGA is
selected, a low on the write strobe, WR, loads the data on D[7:0] inputs into an inter-
nal data buffer. WR and RD should not be used simultaneously. If they are, the write
strobe overrides.
After configuration, this pin is a user-programmable I/O pin.*
I/O
O
RDY/RCLK/
MPI_ALE
O
I
I/O
O
HDC
LDC
O
INIT
I/O
CS0, CS1
I
I/O
I
RD/MPI_STRB
I/O
I
WR
I/O
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ORD211 | REED SWITCH |
| ORD221 | REED SWITCH |
| ord9216 | Reed Switch(舌簧開關(guān)) |
| ORD9702R5 | Optoelectronic |
| ORD9702 | ; Rise Time:120ns; Fall Time:60ns; Package/Case:38-TSSOP; Number of Drivers:1; Supply Voltage Max:50V; Driver Type:MOSFET; Leaded Process Compatible:Yes; Operating Temp. Max:85 C; Operating Temp. Min:-20 C |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ORD 228VL/25-27 AT | 功能描述:磁性/簧片開關(guān) REED SWITCH Single-contact RoHS:否 制造商:MEDER electronic (Standex) 開關(guān)類型:Reed 觸點形式:1 Form A (SPST-NO) 觸點額定值:10 VA 操作范圍:10 At to 50 At 工作間隙: 磁鐵類型: 顏色: 端接類型:Axial 封裝:Bulk |
| ORD Module | 制造商:Emerson Network Power - Embedded Power 功能描述:ORD MODULE - Bulk |
| ORD# 10549117 | 制造商:Amphenol Corporation 功能描述:ORD# 10549117-PER DAN D. - Bulk |
| ORD211 | 制造商:MEDER 制造商全稱:Meder Electronic 功能描述:REED SWITCH |
| ORD211(0810) | 制造商:OKI Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。