參數(shù)資料
型號(hào): MT90220AL
廠商: Mitel Networks Corporation
英文描述: Octal IMA/UNI PHY Device
中文描述: 八路IMA的/單向物理層設(shè)備
文件頁(yè)數(shù): 74/116頁(yè)
文件大?。?/td> 306K
代理商: MT90220AL
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)當(dāng)前第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
MT90220
66
Address (Hex):
Direct access
Reset Value (Hex):
29F
00
Bit #
Type
Description
7:0
R/W
Each bit reports the recombination status for a link. A 1 means that the recombination is
enabled. The bit 7 reports for link 7 and so on so forth. Do not write to this register.
Table 78 - Enable Recombination Status
Address (Hex):
Direct access
Reset Value (Hex):
188 - 18B
1 register per IMA Group
00
Bit #
Type
Description
7
R
R
Unused. Read 0.
Reserved.
When set to 1, it enables the automatic selection of the Reference link for the Group.
When 0, the link specified in bits 2-0 is used as the reference link.
These 3 bits specify which physical link is to be used as the reference link for the IMA
Group.
6:4
3
R/W
2:0
R/W
Table 79 - RX Reference Link Control Registers
Address (Hex):
Direct access
Reset Value (Hex):
18C - 18F
1 register per IMA Group
05
Bit #
Type
Description
7:4
3:0
R
Unused. Read all 0s.
Defines the integration period for an IMA Group
1111: Reserved. Do not use.
1110: 2
21
clock cycles
1101: 2
20
clock cycles
1100: 2
19
clock cycles (preferred value for E1)
1011: 2
18
clock cycles (preferred value for T1 - 24 channels)
1010: 2
17
clock cycles
1001: 2
16
clock cycles (preferred value for T1 - 23 channels)
1000: 2
15
clock cycles
0111: 2
14
clock cycles
0110: 2
13
clock cycles
0101: 2
12
clock cycles
0100: 2
11
clock cycles
0011: 2
10
clock cycles
0010: 2
09
clock cycles
0001: 2
08
clock cycles
0000: 2
07
clock cycles
R/W
Table 80 - RX IDCR Integration Registers
相關(guān)PDF資料
PDF描述
MT90221 Quad IMA/UNI PHY Device
MT90221AL Quad IMA/UNI PHY Device
MT9041B T1/E1 System Synchronizer
MT9041BP T1/E1 System Synchronizer
MT9041 Multiple Output Trunk PLL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90220ALX01 制造商:Mitel Networks Corporation 功能描述:
MT90221 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device
MT90221AL 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device
MT90222 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device
MT90222AG 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA - Trays