參數(shù)資料
型號(hào): MT90220AL
廠商: Mitel Networks Corporation
英文描述: Octal IMA/UNI PHY Device
中文描述: 八路IMA的/單向物理層設(shè)備
文件頁數(shù): 73/116頁
文件大小: 306K
代理商: MT90220AL
MT90220
65
7.8
RX Recombiner Registers Description
Tables 76 to 80 describe the
RX Recombiner
registers.
Address (Hex):
Direct access
Reset Value (Hex):
180 - 187
1 register per RX link
00
Bit #
Type
Description
7:3
2
R
Unused. Read all 0’s.
Recombiner Control: 1 to enable the recombiner and a 0 to disable. This bit works in
conjunction with the RX Recombiner Delay register.
These 2 bits specify which IMA Group the link belongs to:
00: IMA Group #0
01: IMA Group #1
10: IMA Group #2
11: IMA Group #3.
R/W
1:0
R/W
Table 76 - RX Recombiner Registers
Address (Hex):
Direct access
282
1 register for all links. Note: the first link of a group SHALL
NOT be enabled in delayed recombination mode
00
Reset Value (Hex):
Bit #
Type
Description
7
R/W
A 1 enables the circuitry to wait for the first User cells to be received before adding the
link 7 to the recombiner process. A 0 will include the link 7 in the recombiner as soon as it
is enabled in the RX Recombiner register.
A 1 enables the circuitry to wait for the first User cells to be received before adding the
link 6 to the recombiner process. A 0 will include the link 6 in the recombiner as soon as it
is enabled in the RX Recombiner register.
A 1 enables the circuitry to wait for the first User cells to be received before adding the
link 5 to the recombiner process. A 0 will include the link 5 in the recombiner as soon as it
is enabled in the RX Recombiner register.
A 1 enables the circuitry to wait for the first User cells to be received before adding the
link 4 to the recombiner process. A 0 will include the link 4 in the recombiner as soon as it
is enabled in the RX Recombiner register.
A 1 enables the circuitry to wait for the first User cells to be received before adding the
link 3 to the recombiner process. A 0 will include the link 3 in the recombiner as soon as it
is enabled in the RX Recombiner register.
A 1 enables the circuitry to wait for the first User cells to be received before adding the
link 2 to the recombiner process. A 0 will include the link 2 in the recombiner as soon as it
is enabled in the RX Recombiner register.
A 1 enables the circuitry to wait for the first User cells to be received before adding the
link 1 to the recombiner process. A 0 will include the link 1 in the recombiner as soon as it
is enabled in the RX Recombiner register.
A 1 enables the circuitry to wait for the first User cells to be received before adding the
link 0 to the recombiner process. A 0 will include the link 0 in the recombiner as soon as it
is enabled in the RX Recombiner register.
6
R/W
5
R/W
4
R/W
3
R/W
2
R/W
1
R/W
0
R/W
Table 77 - RX Recombiner Delay Control Registers
相關(guān)PDF資料
PDF描述
MT90221 Quad IMA/UNI PHY Device
MT90221AL Quad IMA/UNI PHY Device
MT9041B T1/E1 System Synchronizer
MT9041BP T1/E1 System Synchronizer
MT9041 Multiple Output Trunk PLL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90220ALX01 制造商:Mitel Networks Corporation 功能描述:
MT90221 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device
MT90221AL 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device
MT90222 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device
MT90222AG 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA - Trays