- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384759 > MT90220AL (Mitel Networks Corporation) Octal IMA/UNI PHY Device PDF資料下載
參數(shù)資料
| 型號： | MT90220AL |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Octal IMA/UNI PHY Device |
| 中文描述： | 八路IMA的/單向物理層設備 |
| 文件頁數(shù)： | 38/116頁 |
| 文件大?。?/td> | 306K |
| 代理商： | MT90220AL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
MT90220
30
control. Refer to Section 8, Application Notes, for
examples.
4.3.4
The MT90220 implements circuitry to determine
whether or not a selected clock signal is active. This
feature is used to ensure a clock is operational
before using it as a source for one or more transmit
links. The identity of the clock source to be verified is
written to the
Clock Activity
register. A read of the
same register indicates clock activity if bit 7 is ’1’. A
value of ’0’ for bit 7 means that no transition was
observed on this clock. This circuitry does not
measure the frequency of a clock signal, it only
detects activity on the eight RXCK, eight TXCK and
four REFCK signals.
Verification of Clock Activity
4.3.5
In normal operation, the clock selection circuitry
selects the desired clock signal and ensures a
smooth, glitch free, transition between the current
clock source and the new clock source.
Clock Selection
However, if the current clock source is inactive (i.e.,
no clock transitions), the clock select circuitry must
be reset before another clock can be used as
reference. Clock select circuitry is reset by writing a
1 to bit 7 of the
PLL Reference Control
register.
Clock source activity can be verified using the
Clock
Activity
register as described in 4.3.4 Verification of
Clock Activity.
5.0 UTOPIA Interface Operation
The MT90220 supports the UTOPIA L2 Mode for cell
level handshake only. Each port can be assigned an
address ranging from 0 to 30. The address value of
31 is reserved and should not be used for any
MT90220 port.
The TX and RX paths of each IMA Group and each
link in UNI has its own PHY address. These PHY
addresses are defined in the
UTOPIA Input link
Address
registers 1 to 8,
UTOPIA Input Group
Address
register 1 to 4,
UTOPIA Output link
Address
registers 1 to 8, and the
UTOPIA Output
Group Address
registers 1 to 4. The
UTOPIA Input
LINK PHY Enable
and the
UTOPIA Output Link
PHY Enable
registers are used to enable the
PHY
Address
of the links in UNI. The
UTOPIA Input
Group PHY Enable
register and the
UTOPIA
Output Group PHY Enable
registers are used to
enable the PHY Address of the IMA Groups.
The MT90220 port uses handshaking signals to
process data streams. The start of a cell (SOC) is
marked by the UTOPIA SOC sync signal. This signal
is active during the transfer of the first byte of a cell.
The 52 bytes that follow the arrival of the first byte of
a cell are interpreted as belonging to the same cell
and are stored accordingly (note that SOC sync
signals received during the loading of these 52 bytes
are ignored).
The cell available satus line (Clav) is used to
communicate to the ATM controller if the MT90220
has space for a cell in the PHY address that was
polled in the previous cycle. Whenever there is
space for a cell in teh TX direction or a cell ready in
the RX direction, the TXClav and/or RXClav signal
will be driven High or Low. When the address does
not correspond to any enabled PHY address inside
the MT90220, the TXClav and RXClav signal are in
High impedance mode. The use of an external pull-
down may be required for the proper operation of the
Utopia bus in MPHY mode.
It should be noted that the bit 6 and 5 of the
Test 1
register have to be set to 1 for the proper operation
of the RX Utopia port in MPHY mode.
5.1
The UTOPIA interface input clock TxClk is
independent of the system clock. The UTOPIA TxClk
can be up to 25MHz. The incoming cell is stored
directly in the internal TX Cell RAM where the TX
UTOPIA FIFOs are implemented.
ATM Input Port
The TX byte clock (TxClk) can be up to 25 MHz and
is checked against the system clock. If the incoming
byte clock frequency is lower than 1/128 of the
system clock, bit 2 of the
General Status
register
will be set. This bit is cleared by overwriting it with 0.
The total space for the UTOPIA input cells for all IMA
Groups and links in UNI mode is 58. These 58 cells
are shared between 12 TX UTOPIA FIFOs and 8 TX
Link FIFOs. The size (length) of each TX UTOPIA
FIFO is defined by writing to the
TX UTOPIA FIFO
Length Definition
registers. The maximum value is
15 and the minimum value is 0 (in the case the PHY
port is not to be used). The size of the TX Link FIFO
is defined on a per group using the TX IMA Control
registers.
The device will not accept a cell from the UTOPIA
Interface if the internal Cell Ram is full. Status bit 0 in
the
General Status
register is set to 1 to indicate the
’no free cell in TX Cell RAM’ condition. The status bit
can be cleared by overwriting it with 0.
The UTOPIA Input block has the option to verify the
HEC of the cell coming from the ATM layer. Four
相關PDF資料 |
PDF描述 |
|---|---|
| MT90221 | Quad IMA/UNI PHY Device |
| MT90221AL | Quad IMA/UNI PHY Device |
| MT9041B | T1/E1 System Synchronizer |
| MT9041BP | T1/E1 System Synchronizer |
| MT9041 | Multiple Output Trunk PLL |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MT90220ALX01 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90221 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device |
| MT90221AL | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device |
| MT90222 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device |
| MT90222AG | 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。