參數(shù)資料
型號(hào): MPC5125YVN400
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 50/94頁(yè)
文件大小: 0K
描述: IC MCU 32BIT E300 324TEPBGA
標(biāo)準(zhǔn)包裝: 60
系列: MPC51xx
核心處理器: e300
芯體尺寸: 32-位
速度: 400MHz
連通性: CAN,EBI/EMI,以太網(wǎng),I²C,USB OTG
外圍設(shè)備: DMA,WDT
輸入/輸出數(shù): 64
程序存儲(chǔ)器類型: ROMless
RAM 容量: 32K x 8
電壓 - 電源 (Vcc/Vdd): 1.08 V ~ 3.6 V
振蕩器型: 外部
工作溫度: -40°C ~ 125°C
封裝/外殼: 324-BBGA
包裝: 托盤(pán)
MPC5125 Microcontroller Data Sheet, Rev. 4
Electrical and Thermal Characteristics
Freescale Semiconductor
54
4.3.5.4
SDR SDRAM AC Timing Specifications
NOTE
To achieve better timing, balance the loading of DQS as MCK although DQS is not used in
SDR mode.
Figure 9 shows the DDR SDRAM write timing.
Figure 9. DDR Write Timing
NOTES:
1 Measured with clock pin loaded with differential 100
termination resistor.
2 Measured with all outputs except the clock loaded with 50
termination resistor to V
DD_IO_MEM/2.
3 All transitions measured at mid-supply (V
DD_IO_MEM/2).
4 In this window, the first rising edge of DQS should occur. From the start of the window to DQS rising edge, DQS should be low.
5 The window position is given for t
DQSEN = 2.5 tCK (RDLY = 2, HALF DQS DLY = 1, QUART DQS DLY = 0) with CL = 3 DDR2
SDRAM device. For other values of tDQSEN, the window position is shifted accordingly.
Table 24. SDR SDRAM Timing Specifications
At recommended operating conditions with VDD_IO_MEM of 5%
Parameter
Symbol
Min
Max
Unit Notes SpecID
Clock cycle time, CL = x
tCK
7500
ps
A5.1
CK HIGH pulse width
tCH
0.43
0.57
tCK
1,3
NOTES:
1 Measured with clock pin loaded with 50
termination resistor to mid-supply.
A5.3
CK LOW pulse width
tCL
0.43
0.57
tCK
A5.4
Address, control, and data output setup time relative
to MCK rising edge
tOS(base)
tCK/2 – 1000
ps
2,3
2 Measured with all outputs except the clock loaded with 50
termination resistor to V
DD_IO_MEM/2.
3 All transitions measured at mid-supply (V
DD_IO_MEM/2).
A5.6
Address, control, and data output hold time relative to
MCK rising edge
tOH(base)
tCK/2 – 1000
ps
A5.7
Input data set-up time, relative to MCK
tIS
1000
ps
A5.15
Input data hold time, relative to MCK
tIH
1000
ps
A5.16
MCK
tCH
tCL
DQS
tDQSS
DQ, DM(out)
tDS
tDH
tCK
相關(guān)PDF資料
PDF描述
MPC533CVR40 IC MPU 512K FLASH 40MHZ 388-PBGA
MPC535CZP40 IC MCU 1M FLASH 40MHZ 388-BGA
MPC5534MVM80 MCU 1MB FLASH 80MHZ 208MAPBGA
MPC5553MVR132 MCU 1.5MB FLASH 132MHZ 416-PBGA
MPC555LFMZP40 IC MCU 32BIT 40MHZ 272-BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC5125YVN400 制造商:Freescale Semiconductor 功能描述:ICMICROPROCESSOR32-BITCMOSPBGA324PI
MPC5125YVN400R 制造商:Freescale Semiconductor 功能描述:POWERPC EMBEDDED SOC - Tape and Reel
MPC5200 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Hardware Specifications
MPC5200B 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SDRAM/DDR Memory Controller
MPC5200B_08 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SDRAM / DDR Memory Controller