參數(shù)資料
型號(hào): IDT71T75902S75BGI8
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: SRAM
英文描述: 1M X 18 ZBT SRAM, 7.5 ns, PBGA119
封裝: 14 X 22 MM, PLASTIC, BGA-119
文件頁(yè)數(shù): 9/26頁(yè)
文件大?。?/td> 644K
代理商: IDT71T75902S75BGI8
6.42
IDT71T75702, IDT71T75902, 512K x 36, 1M x 18, 2.5V Synchronous ZBT SRAMs with
2.5V I/O, Burst Counter and Flow-Through Outputs
Commercial and Industrial Temperature Ranges
17
Timing Waveform of Write Cycles(1,2,3,4,5)
NOTES:
1
.
D
(A
1)
represents
the
first
input
to
the
external
address
A
1.
D
(A
2)
represents
the
first
input
to
the
external
address
A
2;
D
(A
2+1
)represents
the
next
input
data
in
the
burst
sequence
of
the
base
address
A
2,
etc.
where
address
bits
A
0and
A
1are
advancing
for
the
four
word
burst
in
the
sequence
defined
by
the
state
of
the
LBO
input.
2.
CE
2timing
transitions
are
identical
but
inverted
to
the
CE
1and
CE
2
signals.
For
example,
when
CE
1and
CE
2are
LOW
on
this
waveform,
CE
2is
HIGH.
3.
Burst
ends
when
new
address
and
control
are
loaded
into
the
SRAM
by
sampling
ADV/
LD
LOW.
4.
R
/W
is
don't
care
when
the
SRAM
is
bursting
(ADV/
LD
sampled
HIGH).
The
nature
of
the
burst
access
(Read
or
Write)
is
fixed
by
the
state
of
the
R/
W
signal
when
new
address
and
control
are
loaded
into
the
SRAM.
5.
Individual
Byte
Write
signals
(
BW
x)
must
be
valid
on
all
write
and
burst-write
cycles.
A
write
cycle
is
initiated
when
R/
W
signal
is
sampled
LOW.
The
byte
write
information
comes
in
one
cycle
before
the
actual
data
is
presented
to
the
SRAM.
tH
E
tS
E
R
/W
A
1
A
2
C
L
K
C
E
N
A
D
V
/L
D
A
D
R
E
S
C
E
1
,
C
E
2
(2
)
B
W
1
-
B
W
4
O
E
D
A
T
A
IN
D
(A
1
)
D
(A
2
)
tH
D
tS
D
(C
E
N
hi
gh,
el
im
inates
c
u
rr
e
n
t
L
-H
clo
c
k
ed
ge)
D
(A
2
+
1
)
D
(A
2+
2
)
D
(A
2+
3
)
D
(A
2
)
B
ur
s
t
W
ri
te
W
ri
te
W
ri
te
(B
ur
s
t
W
raps
ar
oun
d
to
in
it
ia
l
s
ta
te
)
tH
D
tS
D
tC
H
tC
L
tC
Y
C
tH
A
D
V
tS
A
D
V
tH
W
tS
W
tH
A
tS
A
tH
C
tS
C
tH
B
tS
B
5
31
9
dr
w
07
B
(A
1
)
B
(A
2
)
B
(A
2+
1
)
B
(A
2
+
2
)
B
(A
2
+
3
)
B
(A
2
)
,
相關(guān)PDF資料
PDF描述
IDT71V2558XS166BQ 256K X 18 ZBT SRAM, 3.5 ns, PBGA165
IDT71V3576S133BGI 128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V3576S133BQ 128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V3576S133BQI 128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V3576S133PFI 128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT71T75902S75PF 功能描述:IC SRAM 18MBIT 75NS 100TQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 產(chǎn)品變化通告:Product Discontinuation 05/Nov/2008 標(biāo)準(zhǔn)包裝:84 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步 ZBT 存儲(chǔ)容量:4.5M(128K x 36) 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:119-BGA 供應(yīng)商設(shè)備封裝:119-PBGA(14x22) 包裝:托盤 其它名稱:71V3557SA75BGI
IDT71T75902S75PF8 功能描述:IC SRAM 18MBIT 75NS 100TQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 產(chǎn)品變化通告:Product Discontinuation 05/Nov/2008 標(biāo)準(zhǔn)包裝:84 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步 ZBT 存儲(chǔ)容量:4.5M(128K x 36) 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:119-BGA 供應(yīng)商設(shè)備封裝:119-PBGA(14x22) 包裝:托盤 其它名稱:71V3557SA75BGI
IDT71T75902S75PFG 功能描述:IC SRAM 18MBIT 75NS 100TQFP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:45 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 雙端口,異步 存儲(chǔ)容量:128K(8K x 16) 速度:15ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤 其它名稱:70V25S15PF
IDT71T75902S75PFG8 功能描述:IC SRAM 18MBIT 75NS 100TQFP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:45 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 雙端口,異步 存儲(chǔ)容量:128K(8K x 16) 速度:15ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤 其它名稱:70V25S15PF
IDT71T75902S75PFGI 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 18MBIT 7.5NS 100TQFP