參數(shù)資料
型號(hào): IDT71T75902S75BGI8
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: SRAM
英文描述: 1M X 18 ZBT SRAM, 7.5 ns, PBGA119
封裝: 14 X 22 MM, PLASTIC, BGA-119
文件頁(yè)數(shù): 5/26頁(yè)
文件大?。?/td> 644K
代理商: IDT71T75902S75BGI8
6.42
IDT71T75702, IDT71T75902, 512K x 36, 1M x 18, 2.5V Synchronous ZBT SRAMs with
2.5V I/O, Burst Counter and Flow-Through Outputs
Commercial and Industrial Temperature Ranges
13
Read Operation with Chip Enable Used(1)
Write Operation with Chip Enable Used(1)
NOTES:
1. H = High; L = Low; X = Don’t Care; ? = Don’t Know; Z = High Impedance.
2.
CE2 timing transition is identical to CE1 signal. CE2 timing transition is identical but inverted to the CE1 and CE2 signals.
3. Device outputs are ensured to be in High-Z during device power-up.
NOTES:
1. H = High; L = Low; X = Don’t Care; ? = Don’t Know; Z = High Impedance.
2.
CE = L is defined as CE1 = L, CE2 = L and CE2 = H. CE = H is defined as CE1 = H, CE2 = H or CE2 = L.
Cycle
Address
R/
W
ADV/
LD
CE1(2)
CEN
BWx
OE
I/O
(3)
Comments
n
X
L
H
L
X
?
Deselected.
n+1
X
L
H
L
X
Z
Deselected.
n+2
A0
H
L
X
Z
Address A0 and Control meet setup.
n+3
X
L
H
L
X
L
Q0
Address A0 read out, Deselected.
n+4
A1
H
L
X
Z
Address A1 and Control meet setup.
n+5
X
L
H
L
X
L
Q1
Address A1 read out, Deselected.
n+6
X
L
H
L
X
Z
Deselected.
n+7
A2
H
L
X
Z
Address A2 and Control meet setup.
n+8
X
L
H
L
X
L
Q2
Address A2 read out, Deselected.
n+9
X
L
H
L
X
Z
Deselected.
5319 tbl 19
Cycle
Address
R/
W
ADV/
LD
CE(2)
CEN
BWx
OE
I/O
Comments
n
X
L
H
L
X
?
Deselected.
n+1
X
L
H
L
X
Z
Deselected.
n+2
A0
L
X
Z
Address A0 and Control meet setup
n+3
X
L
H
L
X
D0
Data D0 Write In, Deselected.
n+4
A1
L
X
Z
Address A1 and Control meet setup
n+5
X
L
H
L
X
D1
Data D1 Write In, Deselected.
n+6
X
L
H
L
X
Z
Deselected.
n+7
A2
L
X
Z
Address A2 and Control meet setup
n+8
X
L
H
L
X
D2
Data D2 Write In, Deselected.
n+9
X
L
H
L
X
Z
Deselected.
5319 tbl 20
相關(guān)PDF資料
PDF描述
IDT71V2558XS166BQ 256K X 18 ZBT SRAM, 3.5 ns, PBGA165
IDT71V3576S133BGI 128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V3576S133BQ 128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V3576S133BQI 128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V3576S133PFI 128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT71T75902S75PF 功能描述:IC SRAM 18MBIT 75NS 100TQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 產(chǎn)品變化通告:Product Discontinuation 05/Nov/2008 標(biāo)準(zhǔn)包裝:84 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步 ZBT 存儲(chǔ)容量:4.5M(128K x 36) 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:119-BGA 供應(yīng)商設(shè)備封裝:119-PBGA(14x22) 包裝:托盤 其它名稱:71V3557SA75BGI
IDT71T75902S75PF8 功能描述:IC SRAM 18MBIT 75NS 100TQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 產(chǎn)品變化通告:Product Discontinuation 05/Nov/2008 標(biāo)準(zhǔn)包裝:84 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步 ZBT 存儲(chǔ)容量:4.5M(128K x 36) 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:119-BGA 供應(yīng)商設(shè)備封裝:119-PBGA(14x22) 包裝:托盤 其它名稱:71V3557SA75BGI
IDT71T75902S75PFG 功能描述:IC SRAM 18MBIT 75NS 100TQFP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:45 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 雙端口,異步 存儲(chǔ)容量:128K(8K x 16) 速度:15ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤 其它名稱:70V25S15PF
IDT71T75902S75PFG8 功能描述:IC SRAM 18MBIT 75NS 100TQFP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:45 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 雙端口,異步 存儲(chǔ)容量:128K(8K x 16) 速度:15ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤 其它名稱:70V25S15PF
IDT71T75902S75PFGI 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 18MBIT 7.5NS 100TQFP