- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360742 > ICS1531 Triple 8-bit MSPS A/D Converters with Line-Locked Clock Generator PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS1531 |
| 英文描述： | Triple 8-bit MSPS A/D Converters with Line-Locked Clock Generator |
| 中文描述： | 三8位MSPS的的A / D轉(zhuǎn)換器與電源同步時(shí)鐘發(fā)生器 |
| 文件頁數(shù)： | 51/76頁 |
| 文件大?。?/td> | 529K |
| 代理商： | ICS1531 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當(dāng)前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
Chapter 6
Register Set
ICS1531 Rev N 12/1/99
December, 1999
51
Copyright 1999, Integrated Circuit Systems, Inc.
All rights reserved.
ICS1531 Data Sheet - Preliminary
6.5.39
Register 37h: PSEL
The PSEL Register is used to program the general-purpose pins, PSEL1 through PSEL3.
Table 6-38.
PSEL Register
Bit
Bit Name
Bit Definition
Ac-
cess
Spec.
Func.
Re-
set
37:7
ADCRCLK_Inv
ADCRCLK Invert.
This bit inverts the ADCRCLK signal.
0 = Do not invert the ADCRCLK signal.
1 = Invert the ADCRCLK signal (default).
–
–
1
37:6-
37:5
ADCRCLK_Del
ADCRCLK Delay.
These bits delay the ADCRCLK signal, relative to data, in
0.5-ns increments.
0 = 0-ns delay of ADCRCLK
1 = 0.5-ns delay of ADCRCLK
2 = 1.0-ns delay of ADCRCLK (default)
3 = 1.5-ns delay of ADCRCLK
–
–
2
37:4
Reserved
Reserved.
See
Section 6.1, “Reserved Bits”
.
This bit must be programmed to ‘0’.
–
–
0
37:3
Cal_Access
Calibration Access.
Depending on the state of the VSS(TEST) pin (see
Section 3.2.3.6, “Ground Pins”
), this bit performs in either
the Normal mode or the Test mode.
Normal mode.
When the ICS1531 is in Normal mode and this bit =
– 0, Calibration Regs cannot be accessed.
– 1, Calibration Regs 38h to 3Ch can be accessed.
Test mode.
– When the ICS1531 is in Test mode, Calibration
Regs 38h to 3Ch can be accessed, regardless of
the setting of Reg 37:3.
– The Test mode is intended for use only by ICS.
R/W
–
0
37:2
PSEL3
Programmable Select 3.
This bit is used to program general-purpose pin PSEL3.
R/W
–
0
37:1
PSEL2
Programmable Select 2.
This bit is used to program general-purpose pin PSEL2.
R/W
–
0
37:0
PSEL1
Programmable Select 1.
This bit is used to program general-purpose pin PSEL1.
R/W
–
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS1560M-001 | Video/Graphics Clock Generator |
| ICS1560M-003 | Video/Graphics Clock Generator |
| ICS1560N-001 | Video/Graphics Clock Generator |
| ICS1560N-003 | Video/Graphics Clock Generator |
| ICS1561AM-706 | Video/Graphics Clock Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1532 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:110 MHZ TRIPLE 8-BIT ADC WITH CLOCK GENERATOR |
| ICS1560M-001 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator |
| ICS1560M-003 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator |
| ICS1560N-001 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator |
| ICS1560N-003 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。