參數(shù)資料
型號(hào)： B900M24FXX12IT
元件分類： 數(shù)字信號(hào)處理
英文描述： 0-BIT, 59.88 MHz, OTHER DSP, PQCC44
文件頁(yè)數(shù)： 22/100頁(yè)
文件大小： 1547K
代理商： B900M24FXX12IT
28
Lucent Technologies Inc.
B900
Advance Data Sheet
Baseband Signal Processor
July 1999
4 Hardware Architecture (continued)
4.5
Clock Generation (continued)
4.5.2 Core Clock Switching
When any of the smooth MUX control bits are changed, because of synchronization issues, a delay is incurred
before the clock switch takes place. Five conditional flags can be checked via software to determine when the clock
change actually takes place. These five conditionals are pllon, plloff, slowon, slowoff, stopclk. These five flags indi-
cate that:
s
CLKPLL currently is or is not the output of the smooth MUX.
s
CLKLOW currently is or is not the output of the smooth MUX.
s
STOPCLK main clock for B900 core turned off.
When the SELCLK control bits (clkc[5:4]) are changed, resulting in the smooth MUX switching the source for the
core clock, there is a maximum time for the clock switch to occur (see Table 15). The latencies are defined in terms
of input clock cycles (CLKIN period) and/or low-frequency clock cycles (CLKLOW period). In addition, a stabilization
time is required for the entire clock path of the new source clock before that clock is selected via the SELCLK con-
trol bits (see Table 16).
Table 15. Clock Switch Latencies
Source Clock
Before Switch
Source Clock
After Switch
Maximum Clock Cycles for Switch
CLKIN
CLKPLL
[((N + 1)
2.5) + ((K + 1)/(M + 2)) + 1.5]CLKIN Period
CLKIN
CLKLOW
1.5 CLKLOW Period
CLKIN
CLKCORE2X stopped
1.5 CLKIN Period
CLKLOW
CLKIN
1.5 CLKLOW Period + 1.5 CLKIN Period
CLKLOW
CLKPLL
[((N + 1)
2.5) + ((K + 1)/(M + 2)) + 1.5]CLKIN Period +
1.5 CLKLOW Period
CLKLOW
CLKCORE2X stopped
1.5 CLKLOW Period
CLKPLL
CLKIN
[((N + 1)
3) + 0.5](CLKIN Period)
CLKPLL
CLKLOW
1.5 CLKLOW Period
CLKPLL
CLKCORE2X stopped
[((N + 1)
2.5) + ((K + 1)/(M + 2)) + 1.5]CLKIN Period
CLKCORE2X stopped
CLKIN
1.5 CLKIN Period
CLKCORE2X stopped
CLKLOW
1.5 CLKLOW Period
CLKCORE2X stopped
CLKPLL
[((N + 1)
2.5) + ((K + 1)/(M + 2)) + 1.5]CLKIN Period
Table 16. Core Clock Stabilization Requirements
Source Clock to Be Selected
Condition
Required Stabilization Time Prior
to Selecting Source Clock
CLKIN*
* Assumes that OSCBYP = 0.
Oscillator just enabled
10 ms (preliminary)
CLKRING
Ring oscillator just enabled
100
s (preliminary)
CLKPLL
PLL just enabled
50
s (preliminary)
CLKPLL
Any change to pllc register bits
50
s (preliminary)
CLKLOW
Any change to SLOWMUX[1:0] bits
1 instruction cycle
相關(guān)PDF資料
PDF描述
B900J24PXX12I 0-BIT, 80 MHz, OTHER DSP, PQFP44
B900J24FXX12IT 0-BIT, 59.88 MHz, OTHER DSP, PQFP44
BA00CC0WCP-V5 1A Low Dropout Voltage Regulator with Shut Down Switch(Adustable Voltage)
BA10E6 COPPER ALLOY, TIN FINISH, RING TERMINAL
BA12004 0.5 A, 7 CHANNEL, NPN, Si, POWER TRANSISTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
B901 制造商:EDAL 制造商全稱:EDAL 功能描述:Silicon Bridge Rectifier
B901 10.0MM 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 10.0MM
B901 4.0MM 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 4.0MM
B901 5.0MM 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 5.0MM
B901 8.0MM 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 8.0MM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*