參數(shù)資料
型號(hào)： ADV7311KST
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 59/84頁(yè)
文件大?。?/td> 0K
描述： IC VID ENC 6-12BIT DAC'S 64LQFP
產(chǎn)品變化通告： ADV7xxx Obsolescence 16/Jan/2012
標(biāo)準(zhǔn)包裝： 1
類(lèi)型： 視頻編碼器
應(yīng)用： DVD，SD/HD
電壓 - 電源，模擬： 2.5V
電壓 - 電源，數(shù)字： 2.5V
安裝類(lèi)型： 表面貼裝
封裝/外殼： 64-LQFP
供應(yīng)商設(shè)備封裝： 64-LQFP（14x14）
包裝： 托盤(pán)
REV. A
–62–
ADV7310/ADV7311
APPENDIX 3—SD CLOSED CAPTIONING
[Subaddress 51h–54h]
The ADV7310/ADV7311 support closed captioning conforming
to the standard television synchronizing waveform for color
transmission. Closed captioning is transmitted during the blanked
active line time of Line 21 of the odd fields and Line 284 of the
even fields.
Closed captioning consists of a 7-cycle sinusoidal burst that is
frequency and phase locked to the caption data. After the clock
run-in signal, the blanking level is held for two data bits and is
followed by a Logic 1 start bit. Sixteen bits of data follow the
start bit. These consist of two 8-bit bytes, seven data bits, and
one odd parity bit. The data for these bytes is stored in the SD
closed captioning registers [Address 53h–54h].
The ADV7310/ADV7311 also support the extended closed
captioning operation, which is active during even fields and is
encoded on Scan Line 284. The data for this operation is stored
in the SD closed captioning registers [Address 51h–52h].
All clock run-in signals and timing to support closed captioning
on Lines 21 and 284 are generated automatically by the ADV7310/
ADV7311. All pixels inputs are ignored during Lines 21 and
284 if closed captioning is enabled.
FCC Code of Federal Regulations (CFR) 47 section 15.119
and EIA608 describe the closed captioning information for
Lines 21 and 284.
The ADV7310/ADV7311 use a single buffering method. This
means that the closed captioning buffer is only 1-byte deep;
therefore there will be no frame delay in outputting the closed
captioning data unlike other 2-byte deep buffering systems. The
data must be loaded one line before (Line 20 or Line 283) it is
output on Line 21 and Line 284. A typical implementation of this
method is to use
VSYNC to interrupt a microprocessor, which
in turn will load the new data (two bytes) in every field. If no
new data is required for transmission, 0s must be inserted in
both data registers; this is called nulling. It is also important to
load control codes, all of which are double bytes on Line 21, or
a TV will not recognize them. If there is a message like “Hello
World” that has an odd number of characters, it is important to
pad it out to even in order to get “end of caption” 2-byte control
code to land in the same field.
S
T
A
R
T
P
A
R
I
T
Y
P
A
R
I
T
Y
D0–D6
10.5
0.25 s
12.91 s
7 CYCLES OF
0.5035MHz
CLOCK RUN-IN
REFERENCE COLOR BURST
(9 CYCLES)
FREQUENCY = FSC = 3.579545MHz
AMPLITUDE = 40 IRE
50 IRE
40 IRE
10.003 s
27.382 s
33.764 s
BYTE 1
BYTE 0
TWO 7-BIT + PARITY
ASCII CHARACTERS
(DATA)
Figure 67. Closed Captioning Waveform, NTSC
相關(guān)PDF資料
PDF描述
ADV7321KSTZ IC VID ENC 6-12BIT DAC'S 64LQFP
ADV7343BSTZ IC ENCODER VIDEO W/DAC 64-LQFP
ADV7391BCPZ IC ENCODER VIDEO W/DAC 32LFCSP
ADV7511KSTZ IC XMITTER HDMI 12BIT 100LQFP
ADV7511WBSWZ IC XMITTER HDMI AUTO 64LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7311KST 制造商:Analog Devices 功能描述:Video IC
ADV7312 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multiformat 11-Bit HDTV Video Encoder
ADV7312KST 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multiformat 11-Bit HDTV Video Encoder
ADV7314 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs
ADV7314KST 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*