參數(shù)資料
型號: XC3S50A-4VQ100I
廠商: Xilinx Inc
文件頁數(shù): 93/132頁
文件大小: 0K
描述: IC FPGA SPARTAN 3 100VQFP
標準包裝: 90
系列: Spartan®-3A
LAB/CLB數(shù): 176
邏輯元件/單元數(shù): 1584
RAM 位總計: 55296
輸入/輸出數(shù): 68
門數(shù): 50000
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 100-TQFP
供應商設備封裝: 100-VQFP(14x14)
DC and Switching Characteristics
DS529-3 (v2.0) August 19, 2010
63
IEEE 1149.1/1532 JTAG Test Access Port Timing
Figure 16: JTAG Waveforms
Table 56: Timing for the JTAG Test Access Port
Symbol
Description
All Speed
Grades
Units
Min
Max
Clock-to-Output Times
TTCKTDO The time from the falling transition on the TCK pin to data appearing at the TDO pin
1.0
11.0
ns
Setup Times
TTDITCK
The time from the setup of data at the
TDI pin to the rising transition at the
TCK pin
All devices and functions except those shown below
7.0
–ns
Boundary scan commands (INTEST, EXTEST,
SAMPLE) on XC3S700A and XC3S1400A FPGAs
11.0
TTMSTCK The time from the setup of a logic level at the TMS pin to the rising transition at the TCK pin
7.0
–ns
Hold Times
TTCKTDI
The time from the rising transition at
the TCK pin to the point when data is
last held at the TDI pin
All functions except those shown below
0
–ns
Configuration commands (CFG_IN, ISC_PROGRAM)
2.0
TTCKTMS The time from the rising transition at the TCK pin to the point when a logic level is last held at the
TMS pin
0
–ns
Clock Timing
TCCH
The High pulse width at the TCK pin
All functions except ISC_DNA command
5
–ns
TCCL
The Low pulse width at the TCK pin
5
–ns
TCCHDNA The High pulse width at the TCK pin
During ISC_DNA command
10
10,000
ns
TCCLDNA The Low pulse width at the TCK pin
10
10,000
ns
FTCK
Frequency of the TCK signal
All operations on XC3S50A, XC3S200A, and
XC3S400A FPGAs and for BYPASS or HIGHZ
instructions on all FPGAs
033
MHz
All operations on XC3S700A and XC3S1400A FPGAs,
except for BYPASS or HIGHZ instructions
20
Notes:
1.
The numbers in this table are based on the operating conditions set forth in Table 8.
2.
For details on JTAG see Chapter 9 “JTAG Configuration Mode and Boundary-Scan” in UG332 Spartan-3 Generation Configuration User
Guide.
TCK
TTMSTCK
TMS
TDI
TDO
(Input)
(Output)
TTCKTMS
TTCKTDI
TTCKTDO
TTDITCK
DS099_06_020709
TCCH
TCCL
1/FTCK
相關PDF資料
PDF描述
HMC40DRAH CONN EDGECARD 80POS R/A .100 SLD
RSC60DRYN-S734 CONN EDGECARD 120PS DIP .100 SLD
RMC60DRYN-S734 CONN EDGECARD 120PS DIP .100 SLD
RSC60DRYH-S734 CONN EDGECARD 120PS DIP .100 SLD
RMC60DRYH-S734 CONN EDGECARD 120PS DIP .100 SLD
相關代理商/技術(shù)參數(shù)
參數(shù)描述
XC3S50A-4VQG100C 功能描述:IC FPGA SPARTAN-3A 50K 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標準包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計:221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應商設備封裝:388-FPBGA(23x23) 其它名稱:220-1241
XC3S50A-4VQG100I 功能描述:IC FPGA SPARTAN-3A 50K 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標準包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計:221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應商設備封裝:388-FPBGA(23x23) 其它名稱:220-1241
XC3S50A-5FT256C 功能描述:IC SPARTAN-3A FPGA 50K 256FTBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA(27x27)
XC3S50A-5FTG256C 功能描述:IC SPARTAN-3A FPGA 50K 256FTBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標準包裝:24 系列:ECP2 LAB/CLB數(shù):1500 邏輯元件/單元數(shù):12000 RAM 位總計:226304 輸入/輸出數(shù):131 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:208-BFQFP 供應商設備封裝:208-PQFP(28x28)
XC3S50A-5TQ144C 功能描述:IC SPARTAN-3A FPGA 50K 144-TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA(27x27)