參數(shù)資料
型號(hào): XC3S50A-4VQ100I
廠商: Xilinx Inc
文件頁數(shù): 101/132頁
文件大?。?/td> 0K
描述: IC FPGA SPARTAN 3 100VQFP
標(biāo)準(zhǔn)包裝: 90
系列: Spartan®-3A
LAB/CLB數(shù): 176
邏輯元件/單元數(shù): 1584
RAM 位總計(jì): 55296
輸入/輸出數(shù): 68
門數(shù): 50000
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 100-TQFP
供應(yīng)商設(shè)備封裝: 100-VQFP(14x14)
Pinout Descriptions
70
DS529-4 (v2.0) August 19, 2010
VQ100: 100-lead Very Thin Quad Flat Package
The XC3S50A and XC3S200 are available in the 100-lead
very thin quad flat package, VQ100.
Table 63 lists all the package pins. They are sorted by bank
number and then by pin name. Pins that form a differential
I/O pair appear together in the table. The table also shows
the pin number for each pin and the pin type, as defined
earlier.
The VQ100 does not support Suspend mode (SUSPEND
and AWAKE are not connected), the address output pins for
the Byte-wide Peripheral Interface (BPI) configuration mode,
or daisy chain configuration (DOUT is not connected).
Table 63 also indicates that some differential I/O pairs have
different assignments between the XC3S50A and the
XC3S200A, highlighted in light blue. See "Footprint
Migration Differences," page 72 for additional information.
An electronic version of this package pinout table and
footprint diagram is available for download from the Xilinx
website at
Pinout Table
Table 63: Spartan-3A VQ100 Pinout
Bank
Pin Name
Pin
Type
0
IO_0/GCLK11
P90
CLK
0
IO_L01N_0
P78
IO
0
IO_L01P_0/VREF_0
P77
VREF
0
IO_L02N_0/GCLK5
P84
CLK
0
IO_L02P_0/GCLK4
P83
CLK
0
IO_L03N_0/GCLK7
P86
CLK
0
IO_L03P_0/GCLK6
P85
CLK
0
IO_L04N_0/GCLK9
P89
CLK
0
IO_L04P_0/GCLK8
P88
CLK
0
IO_L05N_0
P94
IO
0
IO_L05P_0
P93
IO
0
IO_L06N_0/PUDC_B
P99
DUAL
0
IO_L06P_0/VREF_0
P98
VREF
0IP_0
P97
IP
0
IP_0/VREF_0
P82
VREF
0
VCCO_0
P79
VCCO
0
VCCO_0
P96
VCCO
1
IO_L01N_1
P57
IO
1
IO_L01P_1
P56
IO
1
IO_L02N_1/RHCLK1
P60
CLK
1
IO_L02P_1/RHCLK0
P59
CLK
1
IO_L03N_1/TRDY1/RHCLK3
P62
CLK
1
IO_L03P_1/RHCLK2
P61
CLK
1
IO_L04N_1/RHCLK7
P65
CLK
1
IO_L04P_1/IRDY1/RHCLK6
P64
CLK
1
IO_L05N_1
P71
IO
1
IO_L05P_1
P70
IO
1
IO_L06N_1
P73
IO
1
IO_L06P_1
P72
IO
1
IP_1/VREF_1
P68
VREF
1
VCCO_1
P67
VCCO
2
IO_2/MOSI/CSI_B
P46
DUAL
2
IO_L01N_2/M0
P25
DUAL
2
IO_L01P_2/M1
P23
DUAL
2
IO_L02N_2/CSO_B
P27
DUAL
2
IO_L02P_2/M2
P24
DUAL
2
IO_L03N_2/VS1 (3S50A)
IO_L04P_2/VS1 (3S200A)
P30
DUAL
2
IO_L03P_2/RDWR_B
P28
DUAL
2
IO_L04N_2/VS0
P31
DUAL
2
IO_L04P_2/VS2 (3S50A)
IO_L03N_2/VS2 (3S200A)
P29
DUAL
2
IO_L05N_2/D7 (3S50A)
IO_L06P_2/D7 (3S200A)
P34
DUAL
2
IO_L05P_2
P32
IO
2
IO_L06N_2/D6
P35
DUAL
2
IO_L06P_2 (3S50A)
IO_L05N_2 (3S200A)
P33
IO
2
IO_L07N_2/D4
P37
DUAL
2
IO_L07P_2/D5
P36
DUAL
2
IO_L08N_2/GCLK15
P41
CLK
2
IO_L08P_2/GCLK14
P40
CLK
2
IO_L09N_2/GCLK1
P44
CLK
2
IO_L09P_2/GCLK0
P43
CLK
2
IO_L10N_2/D3
P49
DUAL
2
IO_L10P_2/INIT_B
P48
DUAL
2
IO_L11N_2/D0/DIN/MISO
(3S50A)
IO_L12P_2/D0/DIN/MISO
(3S200A)
P51
DUAL
2
IO_L11P_2/D2
P50
DUAL
2
IO_L12N_2/CCLK
P53
DUAL
Table 63: Spartan-3A VQ100 Pinout(Continued)
相關(guān)PDF資料
PDF描述
HMC40DRAH CONN EDGECARD 80POS R/A .100 SLD
RSC60DRYN-S734 CONN EDGECARD 120PS DIP .100 SLD
RMC60DRYN-S734 CONN EDGECARD 120PS DIP .100 SLD
RSC60DRYH-S734 CONN EDGECARD 120PS DIP .100 SLD
RMC60DRYH-S734 CONN EDGECARD 120PS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3S50A-4VQG100C 功能描述:IC FPGA SPARTAN-3A 50K 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-3A 標(biāo)準(zhǔn)包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計(jì):221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應(yīng)商設(shè)備封裝:388-FPBGA(23x23) 其它名稱:220-1241
XC3S50A-4VQG100I 功能描述:IC FPGA SPARTAN-3A 50K 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-3A 標(biāo)準(zhǔn)包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計(jì):221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應(yīng)商設(shè)備封裝:388-FPBGA(23x23) 其它名稱:220-1241
XC3S50A-5FT256C 功能描述:IC SPARTAN-3A FPGA 50K 256FTBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-3A 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XC3S50A-5FTG256C 功能描述:IC SPARTAN-3A FPGA 50K 256FTBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-3A 標(biāo)準(zhǔn)包裝:24 系列:ECP2 LAB/CLB數(shù):1500 邏輯元件/單元數(shù):12000 RAM 位總計(jì):226304 輸入/輸出數(shù):131 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28)
XC3S50A-5TQ144C 功能描述:IC SPARTAN-3A FPGA 50K 144-TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-3A 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)