The capacitive load (CL
參數(shù)資料
型號(hào): XC3S50A-4VQ100I
廠商: Xilinx Inc
文件頁數(shù): 64/132頁
文件大小: 0K
描述: IC FPGA SPARTAN 3 100VQFP
標(biāo)準(zhǔn)包裝: 90
系列: Spartan®-3A
LAB/CLB數(shù): 176
邏輯元件/單元數(shù): 1584
RAM 位總計(jì): 55296
輸入/輸出數(shù): 68
門數(shù): 50000
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 100-TQFP
供應(yīng)商設(shè)備封裝: 100-VQFP(14x14)
DC and Switching Characteristics
DS529-3 (v2.0) August 19, 2010
37
The capacitive load (CL) is connected between the output and GND. The Output timing for all standards, as published in the
speed files and the data sheet, is always based on a CL value of zero. High-impedance probes (less than 1 pF) are used for
all measurements. Any delay that the test fixture might contribute to test measurements is subtracted from those
measurements to produce the final timing numbers as published in the speed files and data sheet.
Differential
LVDS_25
-VICM – 0.125
VICM + 0.125
50
1.2
VICM
LVDS_33
-VICM – 0.125
VICM + 0.125
50
1.2
VICM
BLVDS_25
-VICM – 0.125
VICM + 0.125
1M
0
VICM
MINI_LVDS_25
-VICM – 0.125
VICM + 0.125
50
1.2
VICM
MINI_LVDS_33
-VICM – 0.125
VICM + 0.125
50
1.2
VICM
LVPECL_25
-VICM – 0.3
VICM + 0.3
N/A
VICM
LVPECL_33
-VICM – 0.3
VICM + 0.3
N/A
VICM
RSDS_25
-VICM – 0.1
VICM + 0.1
50
1.2
VICM
RSDS_33
-VICM – 0.1
VICM + 0.1
50
1.2
VICM
TMDS_33
-VICM – 0.1
VICM + 0.1
50
3.3
VICM
PPDS_25
-VICM – 0.1
VICM + 0.1
50
0.8
VICM
PPDS_33
-VICM – 0.1
VICM + 0.1
50
0.8
VICM
DIFF_HSTL_I
-VICM – 0.5
VICM + 0.5
50
0.75
VICM
DIFF_HSTL_III
-VICM – 0.5
VICM + 0.5
50
1.5
VICM
DIFF_HSTL_I_18
-VICM – 0.5
VICM + 0.5
50
0.9
VICM
DIFF_HSTL_II_18
-VICM – 0.5
VICM + 0.5
50
0.9
VICM
DIFF_HSTL_III_18
-VICM – 0.5
VICM + 0.5
50
1.8
VICM
DIFF_SSTL18_I
-VICM – 0.5
VICM + 0.5
50
0.9
VICM
DIFF_SSTL18_II
-VICM – 0.5
VICM + 0.5
50
0.9
VICM
DIFF_SSTL2_I
-VICM – 0.5
VICM + 0.5
50
1.25
VICM
DIFF_SSTL2_II
-VICM – 0.5
VICM + 0.5
50
1.25
VICM
DIFF_SSTL3_I
-VICM – 0.5
VICM + 0.5
50
1.5
VICM
DIFF_SSTL3_II
-VICM – 0.5
VICM + 0.5
50
1.5
VICM
Notes:
1.
Descriptions of the relevant symbols are as follows:
VREF – The reference voltage for setting the input switching threshold
VICM – The common mode input voltage
VM – Voltage of measurement point on signal transition
VL – Low-level test voltage at Input pin
VH – High-level test voltage at Input pin
RT – Effective termination resistance, which takes on a value of 1 MΩ when no parallel termination is required
VT – Termination voltage
2.
The load capacitance (CL) at the Output pin is 0 pF for all signal standards.
3.
According to the PCI specification.
Table 27: Test Methods for Timing Measurement at I/Os(Continued)
Signal Standard
(IOSTANDARD)
Inputs
Outputs
Inputs and
Outputs
VREF (V)
VL (V)
VH (V)
RT (Ω)VT (V)
VM (V)
相關(guān)PDF資料
PDF描述
HMC40DRAH CONN EDGECARD 80POS R/A .100 SLD
RSC60DRYN-S734 CONN EDGECARD 120PS DIP .100 SLD
RMC60DRYN-S734 CONN EDGECARD 120PS DIP .100 SLD
RSC60DRYH-S734 CONN EDGECARD 120PS DIP .100 SLD
RMC60DRYH-S734 CONN EDGECARD 120PS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3S50A-4VQG100C 功能描述:IC FPGA SPARTAN-3A 50K 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標(biāo)準(zhǔn)包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計(jì):221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應(yīng)商設(shè)備封裝:388-FPBGA(23x23) 其它名稱:220-1241
XC3S50A-4VQG100I 功能描述:IC FPGA SPARTAN-3A 50K 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標(biāo)準(zhǔn)包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計(jì):221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應(yīng)商設(shè)備封裝:388-FPBGA(23x23) 其它名稱:220-1241
XC3S50A-5FT256C 功能描述:IC SPARTAN-3A FPGA 50K 256FTBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XC3S50A-5FTG256C 功能描述:IC SPARTAN-3A FPGA 50K 256FTBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標(biāo)準(zhǔn)包裝:24 系列:ECP2 LAB/CLB數(shù):1500 邏輯元件/單元數(shù):12000 RAM 位總計(jì):226304 輸入/輸出數(shù):131 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28)
XC3S50A-5TQ144C 功能描述:IC SPARTAN-3A FPGA 50K 144-TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)