參數(shù)資料
型號： USB-I2C/LIN-CONV-Z
廠商： Analog Devices Inc
文件頁數(shù)： 24/104頁
文件大?。?/td> 0K
描述： USB TO I2C/LIN CONV BOARD
標準包裝： 1
附件類型： 適配器板
適用于相關(guān)產(chǎn)品： ARM7TDMI?
ADuC7019/20/21/22/24/25/26/27/28/29
Data Sheet
Rev. F | Page 26 of 104
Table 12. Pin Function Descriptions (ADuC7024/ADuC7025 64-Lead LFCSP_VQ and 64-Lead LQFP)
Pin No.
Mnemonic
Description
1
ADC4
Single-Ended or Differential Analog Input 4.
2
ADC5
Single-Ended or Differential Analog Input 5.
3
ADC6
Single-Ended or Differential Analog Input 6.
4
ADC7
Single-Ended or Differential Analog Input 7.
5
ADC8
Single-Ended or Differential Analog Input 8.
6
ADC9
Single-Ended or Differential Analog Input 9.
7
GNDREF
Ground Voltage Reference for the ADC. For optimal performance, the analog power supply
should be separated from IOGND and DGND.
8
ADCNEG
Bias Point or Negative Analog Input of the ADC in Pseudo Differential Mode. Must be connected
to the ground of the signal to convert. This bias point must be between 0 V and 1 V.
9
DAC0/ADC12
DAC0 Voltage Output/Single-Ended or Differential Analog Input 12. DAC outputs are not present
on the ADuC7025.
10
DAC1/ADC13
DAC1 Voltage Output/Single-Ended or Differential Analog Input 13. DAC outputs are not present
on the ADuC7025.
11
TMS
JTAG Test Port Input, Test Mode Select. Debug and download access.
12
TDI
JTAG Test Port Input, Test Data In. Debug and download access
13
P4.6/PLAO[14]
General-Purpose Input and Output Port 4.6/Programmable Logic Array Output Element 14.
14
P4.7/PLAO[15]
General-Purpose Input and Output Port 4.7/Programmable Logic Array Output Element 15.
15
BM/P0.0/CMPOUT/PLAI[7]
Multifunction I/O Pin. Boot mode. The ADuC7024/ADuC7025 enter download mode if BM is low at
reset and execute code if BM is pulled high at reset through a 1 k resistor/General-Purpose Input
and Output Port 0.0/Voltage Comparator Output/Programmable Logic Array Input Element 7.
16
P0.6/T1/MRST/PLAO[3]
Multifunction Pin, Driven Low After Reset. General-Purpose Output Port 0.6/Timer1 Input/Power-
On Reset Output/Programmable Logic Array Output Element 3.
17
TCK
JTAG Test Port Input, Test Clock. Debug and download access.
18
TDO
JTAG Test Port Output, Test Data Out. Debug and download access.
19
IOGND
Ground for GPIO (see Table 78). Typically connected to DGND.
20
IOVDD
3.3 V Supply for GPIO (see Table 78) and Input of the On-Chip Voltage Regulator.
21
LVDD
2.6 V Output of the On-Chip Voltage Regulator. This output must be connected to a 0.47 F
capacitor to DGND only.
22
DGND
Ground for Core Logic.
23
P3.0/PWM0H/PLAI[8]
General-Purpose Input and Output Port 3.0/PWM Phase 0 High-Side Output/Programmable Logic
Array Input Element 8.
24
P3.1/PWM0L/PLAI[9]
General-Purpose Input and Output Port 3.1/PWM Phase 0 Low-Side Output/Programmable Logic
Array Input Element 9.
25
P3.2/PWM1H/PLAI[10]
General-Purpose Input and Output Port 3.2/PWM Phase 1 High-Side Output/Programmable Logic
Array Input Element 10.
26
P3.3/PWM1L/PLAI[11]
General-Purpose Input and Output Port 3.3/PWM Phase 1 Low-Side Output/Programmable Logic
Array Input Element 11.
27
P0.3/TRST/ADCBUSY
General-Purpose Input and Output Port 0.3/JTAG Test Port Input, Test Reset/ADCBUSY Signal Output.
28
RST
Reset Input, Active Low.
29
P3.4/PWM2H/PLAI[12]
General-Purpose Input and Output Port 3.4/PWM Phase 2 High-Side Output/Programmable Logic
Array Input 12.
30
P3.5/PWM2L/PLAI[13]
General-Purpose Input and Output Port 3.5/PWM Phase 2 Low-Side Output/Programmable Logic
Array Input Element 13.
31
IRQ0/P0.4/PWMTRIP/PLAO[1]
Multifunction I/O Pin. External Interrupt Request 0, Active High/General-Purpose Input and
Output Port 0.4/PWM Trip External Input/Programmable Logic Array Output Element 1.
32
IRQ1/P0.5/ADCBUSY/PLAO[2]
Multifunction I/O Pin. External Interrupt Request 1, Active High/General-Purpose Input and
Output Port 0.5/ADCBUSY Signal Output/Programmable Logic Array Output Element 2.
33
P2.0/SPM9/PLAO[5]/CONVSTART
Serial Port Multiplexed. General-Purpose Input and Output Port 2.0/UART/Programmable Logic
Array Output Element 5/Start Conversion Input Signal for ADC.
34
P0.7/ECLK/XCLK/SPM8/PLAO[4]
Serial Port Multiplexed. General-Purpose Input and Output Port 0.7/Output for External Clock
Signal/Input to the Internal Clock Generator Circuits/UART/Programmable Logic Array Output
Element 4.
35
XCLKO
Output from the Crystal Oscillator Inverter.
36
XCLKI
Input to the Crystal Oscillator Inverter and Input to the Internal Clock Generator Circuits.
相關(guān)PDF資料
PDF描述
HBM10DSEI-S13 CONN EDGECARD 20POS .156 EXTEND
EBC35DCSD-S288 CONN EDGECARD 70POS .100 EXTEND
HBM15DRYN-S13 CONN EDGECARD 30POS .156 EXTEND
RBC17DRES-S13 CONN EDGECARD 34POS .100 EXTEND
HBM15DRYH-S13 CONN EDGECARD 30POS .156 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
USB-I2C-SS 功能描述:USB 接口集成電路 Driver-free USB to serl SPIslve intrfce RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20
USB-ICP-80C51ISP 功能描述:程序設計器 - 基于處理器 In-System Programmer for NXP 80C51ISP RoHS:否 制造商:Olimex Ltd. 產(chǎn)品:Programmers 工具用于評估:XMEGA, MegaAVR, tinyAVR 核心:AVR 接口類型:USB 工作電源電壓:1.8 V to 5.5 V
USB-ICP-LPC2K 功能描述:程序設計器 - 基于處理器 In-System Programmer for NXP ARM7 LPC2xxx RoHS:否 制造商:Olimex Ltd. 產(chǎn)品:Programmers 工具用于評估:XMEGA, MegaAVR, tinyAVR 核心:AVR 接口類型:USB 工作電源電壓:1.8 V to 5.5 V
USB-ICP-LPC9XX 功能描述:程序設計器 - 基于處理器 In-Circuit Programer for NXP LPC9xx RoHS:否 制造商:Olimex Ltd. 產(chǎn)品:Programmers 工具用于評估:XMEGA, MegaAVR, tinyAVR 核心:AVR 接口類型:USB 工作電源電壓:1.8 V to 5.5 V
USB-ICP-SAB9 功能描述:插座和適配器 Socket Adapter Brd USB-ICP-LPC9xx Drvr RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*