- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382723 > UJA1061 (NXP Semiconductors N.V.) Low speed CAN/LIN system basis chip PDF資料下載
參數(shù)資料
| 型號： | UJA1061 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Low speed CAN/LIN system basis chip |
| 中文描述： | 低高速CAN / LIN系統(tǒng)基礎(chǔ)芯片 |
| 文件頁數(shù)： | 28/81頁 |
| 文件大?。?/td> | 323K |
| 代理商： | UJA1061 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
2004 Mar 22
28
Philips Semiconductors
Objective specification
Low speed CAN/LIN system basis chip
UJA1061
6.8.2
B
US AND
TXDL
FAILURE DETECTION
The UJA1061 handles and signals the following LIN-bus
related failures:
LIN-bus clamped dominant; within Active mode the
termination switch at pin RTLIN is switched to the
internal weak current source; within Off-line RTLIN will
be floating
TXDL clamped dominant; the transmitter is disabled
LIN-bus clamped recessive; the transmitter is switched
off and the LIN transmitter off bit (LTO) is set.
These failure events force an interrupt to the
microcontroller whenever the status changes and the
corresponding interrupt is enabled.
6.9
Inhibit output (pin INH)
The INH output pin, which can be used as inhibit for an
extra (external) voltage regulator, is floating after the first
powering of the UJA1061. This ensures that yet-to-be
connected voltage regulators are switched off. The INH bit
in the corresponding SPI register can be accessed in
Normal mode, Flash mode and in Standby mode.
Whenever Restart, Sleep or Fail-safe mode is entered, the
INH bits are reset again, with pin INH floating as the result.
This is also true whenever undervoltage of V1 has been
detected, or an external reset edge is applied to the
UJA1061. Therefore, the application has to reactivate
external supplies in a failure situation or in the event of an
external reset.
The INH output pin can also be programmed as ‘limp
home’ output, which is also floating after power-up but is
activated by the UJA1061 in case the UJA1061 enters
Fail-safe mode. For fail-safe reasons, this ‘limp home’
behaviour of pin INH can be activated by setting the Limp
Home Mode (LHM) bit via the Special mode register. This
LHM bit can therefore be set only once after a first battery
connection before the watchdog is initialized, that is within
the 256 ms start-up period and before the first SPI write
access to any other register.
6.10
Wake-up input (pin WAKE)
The behaviour of pin WAKE depends on the sampled
level: a pull-down behaviour is activated when the pin is
pulled LOW, and a pull-up behaviour towards BAT42 is
activated when the pin is pulled HIGH externally.
The setting of the WAKE Sample Control bit (WSC)
defines the sample mode of the pin:
Continuous sampling (with an internal clock) if the bit is
set logic 1
Sampling synchronised to the cyclic behaviour of V3 if
the bit is set logic 0 (see Fig.12). This is to save bias
current within external switches in low-power operation.
Two repetition times are possible: 16 and 32 ms.
If V3 is continuously ON, pin WAKE input will be sampled
continuously also, regardless of the level of the bit WSC.
If the interrupt mode is selected, a negative edge on
pin WAKE sets pin INTN immediately to LOW. Reading
the corresponding interrupt register clears all bits. If the
reset mode is selected, the wake-up event forces a
hardware reset without interrupt. The reset source bits in
the System Status register reflect the source of the reset
event, while dedicated status bits, Edge WAKE Status
(EWS) and Level WAKE Status (LWS), within the same
register, offer information according the actual status of
pin WAKE. These two bits can be polled and read out also
when the interrupt option instead of the reset option has
been chosen.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UJA1065 | High-speed CAN/LIN fail-safe system basis chip |
| UL631H256 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
| UL631H256S2C35 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
| UL631H256S2C35G1 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
| UL631H256S2C45 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UJA1061_10 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Fault-tolerant CAN/LIN fail-safe system basis chip |
| UJA1061TW | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Fault-tolerant CAN/LIN fail-safe system basis chip |
| UJA1061TW/3V0,512 | 制造商:NXP Semiconductors 功能描述: |
| UJA1061TW/3V0512 | 制造商:NXP Semiconductors 功能描述:CONTROLLER SYS CAN/LIN 3V 32HTSSOP |
| UJA1061TW/3V3/C/T, | 功能描述:CAN 接口集成電路 FT CAN/LIN fail-safe system basis chip RoHS:否 制造商:Texas Instruments 類型:Transceivers 工作電源電壓:5 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:SOIC-8 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。