- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382723 > UJA1061 (NXP Semiconductors N.V.) Low speed CAN/LIN system basis chip PDF資料下載
參數(shù)資料
| 型號： | UJA1061 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Low speed CAN/LIN system basis chip |
| 中文描述： | 低高速CAN / LIN系統(tǒng)基礎(chǔ)芯片 |
| 文件頁數(shù)： | 17/81頁 |
| 文件大?。?/td> | 323K |
| 代理商： | UJA1061 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
2004 Mar 22
17
Philips Semiconductors
Objective specification
Low speed CAN/LIN system basis chip
UJA1061
6.5
System reset
The reset function of the UJA1061 offers two signals to
deal with reset events:
RSTN; the global ECU system reset
EN; a fail-safe global enable signal.
6.5.1
S
YSTEM RESET PIN
RSTN
The system reset pin RSTN is a push-pull bidirectional
input/output. Pin RSTN is active LOW with selectable
pulse length upon the following events (see Fig.3):
Power ON (first battery connection) or BAT42 below
Power-on reset threshold voltage
V1PowerON(wake-upoutofSleepmode),indicatedas
cyclic wake-up out of sleep
Low V1 supply
V1 current above threshold during Standby mode while
watchdog OFF behaviour is selected
V3 is down due to short-circuit condition during Sleep
mode
RSTN externally forced LOW, falling edge event
Successful preparation for Flash mode completed;
Flash mode can be entered now
Wake-up out of Standby mode via CAN, LIN or WAKE
while reset behaviour is selected; or wake-up out of
Sleep mode via CAN, LIN or WAKE
Wake-up event out of Fail-safe mode
Watchdog trigger failures (too early, too late, overflow,
time-out/not initialized in time, wrong code)
Illegal mode code via SPI applied
Interrupt not served within 256 ms.
All these events resulting in a reset have dedicated flags in
order to distinguish between the different events. The only
exception is the combination of the following two different
reset sources: the Power ON (first battery connection), or
pin BAT42 below Power-on reset threshold voltage and
pin RSTN externally forced LOW, falling edge event. The
reason is to have the same situation of the reset source
code after a Power-on reset and an external reset as an
emulator usually starts with a system reset. So during
development of the UJA1061 software with an emulator,
the UJA1061 will usually start-up with an external reset. If
the emulator is not used, the software starts-up with the
power-on code. Since the power-on code is a separate bit
(PWONS; Power-ON Status) in the System Status register
the microcontroller can distinguish between the Power-on
reset and the external reset. The UJA1061 will be reset
actively if pin RSTN is pulled LOW from external circuitry.
The UJA1061 will lengthen any reset event to 1 or 20 ms
in order to make sure that external hardware is reset
properly. After the first battery connection, a long
Power-on reset of 20 ms is provided after voltage V1 is
present. When started, the microcontroller can set the
Reset Length Control (RLC) flag within the UJA1061; this
allows the reset pulse to be shortened to 1 ms for future
reset events. With this flag set, all reset events are
shortened to 1 ms. Due to fail-safe behaviour, this flag will
be reset automatically (to the longer one) within Restart
mode, the first battery connection or with an
externally-applied falling edge at pin RSTN. With this
mechanismitisguaranteedthatanerroneously-shortened
reset pulse will restart any microcontroller at least within
the second trial using the long reset pulse.
Thebehaviourof pin RSTNisshown inFig.7.The duration
of t
RSTL
depends on the setting of the RLC flag (defining
the reset length). Once an external reset event has
occurred the system controller enters Start-up mode. Now
the watchdog starts monitoring pin RSTN to check
whether it is clamped or chattering. Finally Fail-safe mode
is entered in case pin RSTN is not properly released. The
reset state diagram is given in Fig.8.
If pin RSTN is released by the UJA1061 and the externally
lengthening is shorter than 256 ms, the watchdog
initialization starts with a time-out of 256 ms (start-up
time). If the watchdog initialization has been successful
within this start-up time, Normal or Flash mode will be
entered. If the start-up time expires, Restart mode is
entered providing a long reset pulse and resetting the
V1 undervoltage threshold to the HIGH level. Now with a
second system start and another 256 ms start-up time it is
possible to enter Normal mode. If this fails again, Fail-safe
mode is entered.
Furthermore, pin RSTN is monitored for a continuously
LOW clamping situation. Once the UJA1061 pulls
pin RSTN HIGH but pin RSTN level remains LOW for
more than 256 ms, the UJA1061 immediately enters
Fail-safe mode since this points to an application failure.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UJA1065 | High-speed CAN/LIN fail-safe system basis chip |
| UL631H256 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
| UL631H256S2C35 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
| UL631H256S2C35G1 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
| UL631H256S2C45 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UJA1061_10 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Fault-tolerant CAN/LIN fail-safe system basis chip |
| UJA1061TW | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Fault-tolerant CAN/LIN fail-safe system basis chip |
| UJA1061TW/3V0,512 | 制造商:NXP Semiconductors 功能描述: |
| UJA1061TW/3V0512 | 制造商:NXP Semiconductors 功能描述:CONTROLLER SYS CAN/LIN 3V 32HTSSOP |
| UJA1061TW/3V3/C/T, | 功能描述:CAN 接口集成電路 FT CAN/LIN fail-safe system basis chip RoHS:否 制造商:Texas Instruments 類型:Transceivers 工作電源電壓:5 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:SOIC-8 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。