- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382721 > UDA1384 (NXP Semiconductors N.V.) Multichannel audio coder-decoder PDF資料下載
參數(shù)資料
| 型號： | UDA1384 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Multichannel audio coder-decoder |
| 中文描述： | 多聲道音頻編碼解碼器 |
| 文件頁數(shù)： | 32/55頁 |
| 文件大?。?/td> | 276K |
| 代理商： | UDA1384 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
9397 750 14366
Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 02 — 17 January 2005
32 of 55
Philips Semiconductors
UDA1384
Multichannel audio coder-decoder
11.6 Status output register
Table 36:
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Status output register (address 0Fh) bit allocation
15
14
13
-
-
-
-
-
-
12
-
-
11
-
-
10
-
-
9
-
-
8
-
-
read only
7
-
-
6
-
-
5
4
3
2
1
0
VS
-
AS1
-
AS0
-
DS2
-
DS1
-
DS0
-
read only
Table 37:
Bit
15 to 6
5
Description of status output register bits
Symbol
Description
-
not used
VS
Voice ADC status.
Bit VS indicates the hard mute status of the voice ADC.
1 = power-down is ready and the clock may be disabled
0 = power-down is not ready and the clock should not be disabled
AS1
ADC 2 status.
Bit AS1 indicates the hard mute status of ADC 2.
1 = power-down is ready and the clock may be disabled
0 = power-down is not ready and the clock should not be disabled
AS0
ADC 1 status.
Bit AS0 indicates the hard mute status of ADC 1.
1 = power-down is ready and the clock may be disabled
0 = power-down is not ready and the clock should not be disabled
DS2
DAC channel 5 and 6 status.
Bit DS2 indicates the hard mute status of DAC
channel 5 and 6.
1 = power-down is ready and the clock may be disabled
0 = power-down is not ready and the clock should not be disabled
DS1
DAC channel 3 and 4 status.
Bit DS1 indicates the hard mute status of DAC
channel 3 and 4.
1 = power-down is ready and the clock may be disabled
0 = power-down is not ready and the clock should not be disabled
DS0
DAC channel 1 and 2 status.
Bit DS0 indicates the hard mute status of DAC
channel 1 and 2.
1 = power-down is ready and the clock may be disabled
0 = power-down is not ready and the clock should not be disabled
4
3
2
1
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UDA1384H | Multichannel audio coder-decoder |
| UDN2878W-2 | 10A SCRS |
| UDZ2.4B | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
| UDZ10B | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
| UDZ12B | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UDA1384H | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 LO CST MULTICH CODEC RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| UDA1384H/N1,518 | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 LOW COST MULTICHANNEL CODEC RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| UDA1384H/N1,557 | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 LOW COST MULTICHANNEL CODEC RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| UDA1384H-T | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 LO CST MULTICH CODEC RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| UDA1431T | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit, 48 kHz, low-cost stereo current DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。