- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384021 > TMS320AV220 (Texas Instruments, Inc.) Video CD MPEG Decoder(視頻CD MPEG編碼器) PDF資料下載
參數(shù)資料
| 型號： | TMS320AV220 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Video CD MPEG Decoder(視頻CD MPEG編碼器) |
| 中文描述： | 視頻CD MPEG解碼器（視頻光盤的MPEG編碼器） |
| 文件頁數(shù)： | 19/31頁 |
| 文件大?。?/td> | 612K |
| 代理商： | TMS320AV220 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
TMS320AV220
VIDEO CD MPEG DECODER
SCSS016A – JUNE 1994 – REVISED JANUARY 1996
19
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
external DRAM
In addition to the ’AV220’s internal registers, the host has direct byte-wide access to the ’AV220’s external
DRAM buffer. DRAM is addressed using the contents of register DRAM_SEL and inputs ADDR13–ADDR0. The
value stored in DRAM_SEL selects one of 64 8K-DRAM pages. ADDR13–ADDR1 addresses each word in a
selected partition and ADDR0 selects either the low byte (ADDR=0) or the high byte (ADDR=1) of the
addressed word. The DRAM array is used to store:
Compressed-video data waiting to be decoded by the bit-stream buffer
The decoded video frame that is currently being displayed
Future and past decoded reference frames
Microcode instructions
Bit-stream header parameters
amount, type, and organization of DRAM
The ’AV220 must be connected to 4 Mbits of local dynamic RAM. The DRAM can consist of one 256K
×
16 (such
as the TMS45160) or four 256K
×
4, using 80-ns fast-page-mode DRAMs.
DRAMs that are write per bit or have a write mask should not be used with the ’AV220. More specifically, the
DRAM used must ignore the state of the WE signal during a CAS-before-RAS refresh cycle. Aside from this
restriction, any normal 256K
×
16 (or 256K
×
4) fast-page-mode DRAM can be used and either 8/10 or 9/9
row/column address configurations can be used.
Figure 6 shows how the memory bus interface is connected when using a 256K
×
16 DRAM, and Figure 7 shows
how the interface is connected when using 256K
×
4 DRAMs.
MA9, MA8–MA0
WE
LCAS
LCASIN
UCAS
UCASIN
RAS0
MD15–MD0
NC, MA8–MA0
W
LCAS
UCAS
RAS
DQ15–DQ0
TMS320AV220
TMS45160
RAS1
NC
Figure 6. 256K
×
16 DRAM Implementation Using the TMS45160
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS320AV410 | Digital NTSC/PAL Encoder(數(shù)字NTSC/PAL編碼器) |
| TMS320AV411 | Digital NTSC/PAL Encoder(數(shù)字NTSC/PAL編碼器) |
| TMS320AV420 | Digital NTSC Encoder(數(shù)字NTSC編碼器) |
| TMS320C6424_1 | Fixed-Point Digital Signal Processor |
| TMS320C6455ZTZ | Fixed-Point Digital Signal Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320AV220PCM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Audio/Video Decoder for MPEG |
| TMS320AV410 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Color Encoder Circuit |
| TMS320AV410PJM | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMS320AV411 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Color Encoder Circuit |
| TMS320AV411PJM | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。