
Low power consumption register 3
POFFCR3
7
6
5
4
3
2
1
0
(0x0F77)
Bit Symbol
-
INT5EN
INT4EN
INT3EN
INT2EN
INT1EN
INT0EN
Read/Write
R/W
After reset
0
INT5EN
INT5 control
0
1
Disable
Enable
INT4EN
INT4 control
0
1
Disable
Enable
INT3EN
INT3 control
0
1
Disable
Enable
INT2EN
INT2 control
0
1
Disable
Enable
INT1EN
INT1 control
0
1
Disable
Enable
INT0EN
INT0 control
0
1
Disable
Enable
Note 1: Clearing INTxEN(x=0 to 5) to "0" stops the clock supply to the external interrupts. This invalidates the data written in the
control register for each external interrupt. When using the external interrupts, set INTxEN to "1" and then write data into
the control register for each external interrupt.
Note 2: Interrupt request signals may be generated when INTxEN is changed. Before changing INTxEN, clear the corresponding
interrupt enable register to "0" to disable the generation of interrupt. When the operation mode is changed from NORMAL1/2
or IDLE1/2 to SLOW1/2 or SLEEP1, wait 12/fs [s] after the operation mode is changed and clear the interrupt latch. And
when the operation mode is changed from SLOW1/2 or SLEEP1 to NORMAL1/2 or IDLE1/2, wait 2/fcgck+3/fspl [s] after
the operation mode is changed and clear the interrupt latch.
Note 3: Bits 7 and 6 of POFFSET3 are read as "0".
External interrupt control register 1
EINTCR1
(0x0FD8)
7
6
5
4
3
2
1
0
Bit Symbol
-
INT1LVL
INT1ES
INT1NC
Read/Write
R
R/W
After reset
0
INI1LVL
Noise canceller pass signal level
when the interrupt request signal is
generated for external interrupt 1
0 :
1 :
Initial state or signal level "L"
Signal level "H"
INT1ES
Selects the interrupt request gener-
ating condition for external interrupt
1
00 : An interrupt request is generated at the rising edge of the noise canceller
pass signal
01 : An interrupt request is generated at the falling edge of the noise canceller
pass signal
10 : An interrupt request is generated at both edges of the noise canceller pass
signal
11 : Reserved
INT1NC
Sets the noise canceller sampling in-
terval for external interrupt 1
NORMAL1/2, IDLE1/2
SLOW1/2, SLEEP1
00 :
01 :
10 :
11 :
fcgck [Hz]
fcgck / 22 [Hz]
fcgck / 23 [Hz]
fcgck / 24 [Hz]
00 :
01 :
10 :
11 :
fs/4 [Hz]
Note 1: fcgck: Gear clock [Hz], fs: Low-frequency clock [Hz]
Note 2: Interrupt requests may be generated during transition of the operation mode. Before changing the operation mode, clear
the corresponding interrupt enable register to "0" to disable the generation of interrupt. When the operation mode is
changed from NORMAL1/2 or IDLE1/2 to SLOW1/2 or SLEEP1, wait 12/fs [s] after the operation mode is changed and
TMP89FH42
4. External Interrupt control circuit
4.2 Control
Page 64
RA000