
In the transmitter mode, the SDA0 pin is released to receive an acknowledge signal from the
receiver during the period of the clocks for an acknowledge signal. In the receiver mode, the SDA0
pin is pulled down to the low level and an acknowledge signal is generated during the period of
the clocks for an acknowledge signal.
·
In the slave mode
When a match between the received slave address and the slave address set to I2C0AR<SA>
is detected or when a GENERAL CALL is received, the SDA0 pin is pulled down to the low level
and an acknowledge signal is generated during the period of the clocks for an acknowledge signal.
During the data transfer after the slave address match is detected or a "GENERAL CALL" is
received in the transmitter mode, the SDA0 pin is released to receive an acknowledge signal from
the receiver during the period of the clocks for an acknowledge signal.
In the receiver mode, the SDA0 pin is pulled down to the low level and an acknowledge signal
is generated.
Table 18-2 shows the states of the SCL0 and SDA0 pins in the acknowledgment
mode.
Note:In the non-acknowledgment mode, the clocks for an acknowledge signal are not generated or counted,
and thus no acknowledge signal is output.
Table 18-2 States of the SCL0 and SDA0 Pins in the Acknowledgment Mode
Mode
Pin
Condition
Transmitter
Receiver
Master
SCL0
-
Add the clocks for an acknowl-
edge signal.
Add the clocks for an acknowl-
edge signal
SDA0
-
Release the pin to receive an
acknowledge signal
Output the low level as an ac-
knowledge signal to the pin
Slave
SCL0
-
Count the clocks for an ac-
knowledge signal
Count the clocks for an ac-
knowledge signal
SDA0
When the slave address
match is detected or a
"GENERAL CALL" is re-
ceived
-
Output the low level as an ac-
knowledge signal to the pin
During transfer after the
slave address match is
detected or a "GENERAL
CALL" is received
Release the pin to receive an
acknowledge signal
Output the low level as an ac-
knowledge signal to the pin
18.4.4
Serial clock
18.4.4.1
Clock source
SBI0CR1<SCK> is used to set the HIGH and LOW periods of the serial clock to be output in the master
mode.
SCK
tHIGH(m/fcgck)
tLOW(n/fcgck)
m
n
000:
9
12
001:
11
14
010:
15
18
011:
23
26
100:
39
42
101:
71
74
110:
135
138
111:
263
266
TMP89FH42
18. Serial Bus Interface (SBI)
18.4 Functions
Page 284
RA002