- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372308 > ST623X-DBE (意法半導(dǎo)體) D/A Converter (D-A) IC; Resolution (Bits):24; Update Rate:192kSPS; No. of DACs:6; Data Interface:Serial; Package/Case:48-LQFP; Leaded Process Compatible:No; No. of Bits:24; No. of Channels:6; Operating Temp. Max:85 C RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號(hào)： | ST623X-DBE |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | D/A Converter (D-A) IC; Resolution (Bits):24; Update Rate:192kSPS; No. of DACs:6; Data Interface:Serial; Package/Case:48-LQFP; Leaded Process Compatible:No; No. of Bits:24; No. of Channels:6; Operating Temp. Max:85 C RoHS Compliant: Yes |
| 中文描述： | 實(shí)時(shí)仿真開發(fā)工具，ST6單片機(jī)系列 |
| 文件頁(yè)數(shù)： | 51/86頁(yè) |
| 文件大?。?/td> | 531K |
| 代理商： | ST623X-DBE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)當(dāng)前第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)
51/86
ST62T30B ST62E30B
5.2.3 TIMINGS MEASUREMENT MODES
These modes are based on the capture of the
down counter content into either CP or RLCP reg-
isters. Some are used in conjunction with a syn-
chronisation of the down counter by reload func-
tions on external event on CPi pins or software
RUNRES setting, while other modes do not affect
the downcounting. As long as RELOAD bit is
cleared, the down counter remains in free running
mode.
5.2.3.1
control
Three startup conditions, selected by RLDSELi bit
can reload the counter from RLCP and initiate the
down counting when RELOAD bit is set. The first
mode is software controlled through the RUNRES
bit, whilethetwo othersarebased onexternalevent
on pins CP1 and CP2 with configurable polarities.
External event on CP2 pin (with configurable po-
larities) is used as strobe to launch the capture of
the CT counter into CP. When RELOAD bit is set,
RLCP cannotbe usedfor capture, since it contains
the reload value..
Finally, 3 different Reload/Capture sequences are
available:
Timing
measurement
with
startup
– CP1 triggered restart mode with CP2 event de-
tection.
– CP2 triggered restart mode with second CP2
event detection.
– Software triggered restart mode with CP2 event
detection.
CP1 triggered restart mode with CP2 event de-
tection
.
This mode is enabled for RLDSEL2=0 and
RLDSEL1=1.
External eventson CPipins areenabledassoon as
RUNRES bitis set, whichlets the prescaler andthe
down counterrunning. ThenextactiveedgeonCP1
causes the counter to be loaded from RLCP, the
CP1FLGtobe setandthedowncountingstartsfrom
RLCPvalue.EachfollowingactiveedgeonCP1 will
causeareloadofthecounter.IfCP1FLGisnotreset
beforethenextreload,theCP1ERRflagissetatthe
same time as the counter is reloaded. Both flags
should then be cleared by software.
While the counter is counting, any active edge on
CP2 will capturethe value of thecounter at that in-
stant into the CP Register and setthe CP2FLG bit.
If CP2FLG is not cleared before the following CP2
event, the CP2ERRflag bit is set, and no new cap-
ture can be performed
Capturing is re-enabled by clearing both CP2FLG
and CP2ERR.
If acaptureonCP2and areloadonCP1occuratthe
sametime,thecaptureof thecounterto CPismade
first, and then thecounterisreloaded fromRLCP.
Figure 29. CP1 Triggered Restart Mode with CP2 Event Detection
RELOAD
1
0
Reload on CP1,CP2, RUNRES /Capture CP2
Capture CP1 / Capture CP2
VR02007
COUNTER
CT
CP1
Set CP1FLG
Set CP1ERR
0000h
0000h
Disabled
Enable the Inputs
RUNRES
Software Reset
Reload and Start
Reload
Reload
Set CP1FLG
Disabled
Set CP2ERR
Disabled
Capture CT into CP
Set CP2FLG
CP2
Disabled
First Capture in CP
Then Reload
Set CP1ERR, CP2FLG
Clear all Flags
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST623X-EMU2 | REAL TIME EMULATION DEVELOPMENT TOOLS FOR ST6 MCU FAMILY |
| ST62T65BB3 | 8-BIT MICROCONTROLLER |
| ST62T65BB6 | 8-BIT MICROCONTROLLER |
| ST62T65BM3 | 8-BIT MICROCONTROLLER |
| ST62T65BM6 | 8-BIT MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST623X-EMU2 | 制造商:STMicroelectronics 功能描述:ST62 EMULATOR |
| ST623X-KIT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STARTER KIT DATASHEET FOR ST6230 |
| ST623X-KIT/110 | 功能描述:開發(fā)板和工具包 - 其他處理器 ST623X Starter Kit RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| ST623X-KIT/220 | 制造商:STMicroelectronics 功能描述:ST Development Kit, Including ST623X Starter Kit, Development Software CD-ROM, Parallel Cable, Power Supply, Window Development Devices ST62E30BF1, ST (More...) |
| ST623X-KIT/UK | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:STARTER KIT AB 8K BYTE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。