- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄372308 > ST623X-DBE (意法半導(dǎo)體) D/A Converter (D-A) IC; Resolution (Bits):24; Update Rate:192kSPS; No. of DACs:6; Data Interface:Serial; Package/Case:48-LQFP; Leaded Process Compatible:No; No. of Bits:24; No. of Channels:6; Operating Temp. Max:85 C RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號(hào)： | ST623X-DBE |
| 廠(chǎng)商： | 意法半導(dǎo)體 |
| 英文描述： | D/A Converter (D-A) IC; Resolution (Bits):24; Update Rate:192kSPS; No. of DACs:6; Data Interface:Serial; Package/Case:48-LQFP; Leaded Process Compatible:No; No. of Bits:24; No. of Channels:6; Operating Temp. Max:85 C RoHS Compliant: Yes |
| 中文描述： | 實(shí)時(shí)仿真開(kāi)發(fā)工具，ST6單片機(jī)系列 |
| 文件頁(yè)數(shù)： | 13/86頁(yè) |
| 文件大?。?/td> | 531K |
| 代理商： | ST623X-DBE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)
13/86
ST62T30B ST62E30B
MEMORY MAP
(Cont’d)
1.3.7 EEPROM Description
EEPROM memory is located in 64-byte pages in
data space. This memory may be used by theuser
program for non-volatile data storage.
Data space from 00h to3Fh is paged as described
in Table 6. EEPROM locations are accessed di-
rectly by addressing these paged sections of data
space.
The EEPROM does not require dedicated instruc-
tions forreadorwrite access. Onceselectedviathe
Data RAM Bank Register, the active EEPROM
page is controlled by the EEPROM Control Regis-
ter (EECTL), which is described below.
Bit E20FFofthe EECTL registermust beresetprior
to any write or read access to the EEPROM. If no
bank hasbeen selected, orif E2OFFis set,any ac-
cess is meaningless.
Programming must be enabled by setting the
E2ENA bit of the EECTL register.
The E2BUSY bit of the EECTL register is setwhen
the EEPROM is performing a programming cycle.
Any access to the EEPROM when E2BUSY is set
is meaningless.
Provided E2OFF and E2BUSY are reset, an EEP-
ROM location is read just like any other data loca-
tion, also in terms of access time.
Writing to the EEPROM may be carried out in two
modes: Byte Mode (BMODE) and Parallel Mode
(PMODE). In BMODE, one byte is accessed at a
time, while in PMODE up to 8 bytes in the same
row are programmed simultaneously (with conse-
quent speed and power consumption advantages,
the latter being particularly important in battery
powered circuits).
General Notes
:
Data should be written directly to the intended ad-
dress in EEPROM space.There is nobuffer mem-
ory between data RAM and the EEPROM space.
When the EEPROM is busy (E2BUSY = “1”)
EECTL cannot be accessed in write mode, it is
only possible to read the status of E2BUSY. This
implies that as long as the EEPROM is busy, it is
not possible to change the status of the EEPROM
Control Register. EECTL bits 4 and 5 are reserved
and must never be set.
Care is required when dealing withthe EECTL reg-
ister, as some bits are write only. For this reason,
the EECTL contents must not be altered while ex-
ecuting an interrupt service routine.
If it is impossible to avoid writing to this register
within an interrupt service routine, an image of the
register must be saved in a RAM location, and
each time the program writes to EECTL it must
also write to the image register. The imageregister
must be written to first so that, if an interrupt oc-
curs between the two instructions, the EECTL will
not be affected.
Table 6. Row Arrangement for Parallel Writing of EEPROM Locations
Dataspace
addresses.
Banks 0and 1.
Byte
ROW7
ROW6
ROW5
ROW4
ROW3
ROW2
ROW1
ROW0
0
1
2
3
4
5
6
7
38h-3Fh
30h-37h
28h-2Fh
20h-27h
18h-1Fh
10h-17h
08h-0Fh
00h-07h
Up to 8 bytes in each row may be programmed simultaneously in Parallel Write mode.
The number of available 64-byte banks (1 or 2) is device dependent.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST623X-EMU2 | REAL TIME EMULATION DEVELOPMENT TOOLS FOR ST6 MCU FAMILY |
| ST62T65BB3 | 8-BIT MICROCONTROLLER |
| ST62T65BB6 | 8-BIT MICROCONTROLLER |
| ST62T65BM3 | 8-BIT MICROCONTROLLER |
| ST62T65BM6 | 8-BIT MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST623X-EMU2 | 制造商:STMicroelectronics 功能描述:ST62 EMULATOR |
| ST623X-KIT | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:STARTER KIT DATASHEET FOR ST6230 |
| ST623X-KIT/110 | 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 ST623X Starter Kit RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類(lèi)型:I2C, SPI, USB 工作電源電壓: |
| ST623X-KIT/220 | 制造商:STMicroelectronics 功能描述:ST Development Kit, Including ST623X Starter Kit, Development Software CD-ROM, Parallel Cable, Power Supply, Window Development Devices ST62E30BF1, ST (More...) |
| ST623X-KIT/UK | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:STARTER KIT AB 8K BYTE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。