參數(shù)資料
型號： SI3200-BS
廠商： Silicon Laboratories Inc
文件頁數(shù)： 60/128頁
文件大?。?/td> 0K
描述： IC LINEFEED INTRFC 100V 16SOIC
標準包裝： 48
系列： ProSLIC®
功能： 用戶線路接口概念（SLIC），CODEC
接口： GCI，PCM，SPI
電路數(shù)： 2
電源電壓： 3.3V，5V
電流 - 電源： 110µA
功率（瓦特）： 941mW
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 16-SOIC（0.154"，3.90mm Width）裸露焊盤
供應(yīng)商設(shè)備封裝： 16-SOIC N
包裝： 管件
包括： 電池切換，BORSCHT 功能，DTMF 生成和解碼，F(xiàn)SK 音調(diào)生成，調(diào)制解調(diào)器和傳真音調(diào)檢測
Si3232
Preliminary Rev. 0.96
37
Not
Recommended
fo
r N
ew
D
esi
gn
s
4.6. Ringing Generation
The Si3232 is designed to provide a balanced ringing
waveform with or without dc offset. The ringing
frequency, cadence, waveshape, and dc offset are all
register-programmable.
Using a balanced ringing scheme, the ringing signal is
applied to both the TIP and the RING lines using ringing
waveforms that are 180° out of phase with each other.
The resulting ringing signal seen across TIP-RING is
twice the amplitude of the ringing waveform on either
the TIP or the RING line, which allows the ringing
circuitry to withstand only half the total ringing amplitude
seen across TIP-RING.
Figure 16. Balanced Ringing Waveform and
Components
The purpose of an internal ringing scheme is to provide
>40 Vrms into a 5 REN load at the terminal equipment
using a user-provided ringing battery supply. The
specific ringing supply voltage required depends on the
ringing voltage desired.
The ringing amplitude at the terminal equipment
depends on the loop impedance as well as the load
impedance in REN. The following equation can be used
to determine the TIP-RING ringing amplitude required
for a specific load and loop condition.
Figure 17. Simplified Loop Circuit During
Ringing
where
When ringing longer loop lengths, adding a dc offset
voltage is necessary to reliably detect a ring trip
condition (off-hook phone). Adding dc offset to the
ringing signal decreases the maximum possible ringing
amplitude. Adding significant dc offset also increases
the power dissipation in the Si3200 and may require
additional airflow or a modified PCB layout to maintain
acceptable
operating
temperatures.
The
Si3232
automatically applies and removes the ringing signal
during VOC-crossing periods to reduce noise and
crosstalk to adjacent lines. Table 23 provides a list of
registers required for internal ringing generation.
RING
TIP
V
RING
V
TIP
SLIC
V
OFF
GND
V
TIP
V
RING
V
BATH
V
PK
V
OV
V
CM
V
OFF
R
LOOP
V
RING
R
LOAD
V
TERM
+
–
R
OUT
V
TERM
V
RING
R
LOAD
R
LOAD
R
LOOP
R
OUT
++
----------------------------------------------------------------
=
R
LOOP
0.09
per foot for 26 AWG wire
=
R
OUT
320
=
R
LOAD
7000
#REN
--------------------
=
相關(guān)PDF資料
PDF描述
SI3211-KT IC SLIC/CODEC PROG 1CH 38TSSOP
SI3216-FT IC SLIC/CODEC 1CH 38TSSOP
SI3225-G-GQ IC PROSLIC/CODEC DUAL 64TQFP
SI3230-KT IC SLIC PROG 1-CH 38TSSOP
SI5010-B-GM IC CLOCK/DATA RECOVERY LP 20-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3200-BSR 制造商:Silicon Laboratories Inc 功能描述:
SI3200-FS 功能描述:電信線路管理 IC 100 V Linefeed Interface IC unit RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3200-FSR 制造商:Silicon Laboratories Inc 功能描述:SLIC 2CH 70DB 45MA 3.3V/5V 16SOIC EP - Tape and Reel
Si3200-G-FS 功能描述:射頻無線雜項 100 V Linefeed Inter IC unit price RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel
SI3200-G-FSR 功能描述:電信線路管理 IC 100 V Linefeed Interface RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*