參數(shù)資料
型號： RJ80530MY650256
元件分類： 微處理器
英文描述： MICROPROCESSOR|32-BIT|CMOS|BGA|479PIN|CERAMIC
中文描述： 微處理器| 32位|的CMOS | BGA封裝| 479PIN |陶瓷
文件頁數(shù)： 76/89頁
文件大?。?/td> 1672K
代理商： RJ80530MY650256
Mobile Intel
Pentium
III Processor-M Datasheet
76
Datasheet
298340-002
BCLK, BCLK# (I)
The BCLK and BCLK# signals determines the system bus frequency.
On systems with Differential Clocking, both system bus agents must receive these signals to drive their
outputs and latch their inputs on the BCLK rising edge and BCLK# falling edge. All external timing
parameters are specified with respect to the crossing point of the BCLK rising edge and BCLK# falling
edge.
On systems with Single Ended Clocking, both system bus agents must receive the BCLK signal to
drive their outputs and latch their inputs on the BCLK rising edge. All external timing parameters are
specified with respect to the BCLK signal. The BCLK# signal functions as the CLKREF input.
BERR# (I/O - AGTL)
The BERR# (Bus Error) signal is asserted to indicate an unrecoverable error without a bus protocol
violation. It may be driven by either system bus agent and must be connected to the appropriate
pins/balls of both agents, if used. However, the Mobile Intel Pentium III Processor-Ms do not observe
assertions of the BERR# signal.
BERR# assertion conditions are defined by the system configuration. Configuration options enable the
BERR# driver as follows:
Enabled or disabled
Asserted optionally for internal errors along with IERR#
Asserted optionally by the request initiator of a bus transaction after it observes an error
Asserted by any bus agent when it observes an error in a bus transaction
BINIT# (I/O - AGTL)
The BINIT# (Bus Initialization) signal may be observed and driven by both system bus agents and
must be connected to the appropriate pins/balls of both agents, if used. If the BINIT# driver is enabled
during the power-on configuration, BINIT# is asserted to signal any bus condition that prevents
reliable future information.
If BINIT# is enabled during power-on configuration, and BINIT# is sampled asserted, all bus state
machines are reset and any data which was in transit is lost. All agents reset their rotating ID for bus
arbitration to the state after reset, and internal count information is lost. The L1 and L2 caches are not
affected.
If BINIT# is disabled during power-on configuration, a central agent may handle an assertion of
BINIT# as appropriate to the Machine Check Architecture (MCA) of the system.
BNR# (I/O - AGTL)
The BNR# (Block Next Request) signal is used to assert a bus stall by any bus agent that is unable to
accept new bus transactions. During a bus stall, the current bus owner cannot issue any new
transactions.
Since multiple agents may need to request a bus stall simultaneously, BNR# is a wired-OR signal that
must be connected to the appropriate pins/balls of both agents on the system bus. In order to avoid
相關PDF資料
PDF描述
RJ80530NZ001256 Microprocessor
RJ80530VY700256 Microprocessor
RJ80530VZ733256 Microprocessor
RHFL4913 THREE-TERMINAL POSITIVE FIXED VOLTAGE REGULATORS
RHFL4913S50-04V THREE-TERMINAL POSITIVE FIXED VOLTAGE REGULATORS
相關代理商/技術參數(shù)
參數(shù)描述
RJ80530MZ001256 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
RJ80530MZ001256S L798 制造商:Intel 功能描述:32BIT MPU 80530MZ001256 1.00G
RJ80530MZ733256 制造商:Rochester Electronics LLC 功能描述:MOBILE CELERON 733MHZ, 256K - Bulk
RJ80530MZ733256S L6B4 制造商:Intel 功能描述:MPU Celeron 制造商:Intel 功能描述:MPU Celeron? Processor 64-Bit 0.13um 733MHz 478-Pin uFCPGA
RJ80530MZ866256 制造商:Rochester Electronics LLC 功能描述:32BIT MPU - Bulk 制造商:Intel 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*