Communication Controller States
MFR4200 Data Sheet, Rev. 0
Freescale Semiconductor
201
NOTE
The CC enters the diagnosis stop state immediately the DIAGSTOP bit is
set. This may cause a protocol violation; the user must ensure that entry to
the diagnosis stop state does not cause a protocol violation.
The CC exits from the diagnosis stop state and enters the configuration state (see
Section 3.9.2,
“Configuration State
”).
3.9.4
Normal Active State
Protocol Operation Control:
Normal active state.
In the normal state, the CC supports regular communication functions — frame transmission, reception,
clock synchronization, host interface operations, etc.
In the normal state:
The CC performs transmission and reception on the FlexRay bus, if configured.
Clock synchronization runs.
The host interface is operational.
All registers comply with the access scheme shown in
Table 3-16
.
The CC enters the normal state from the configuration state:
If the host clears the CONFIG bit in the MCR0 register to ‘0’ (see
Section 3.2.3.2.1, “Module
Configuration Register 0 (MCR0)
”).
The CC exits the normal state and enters:
The configuration state, according to the state of the CONFIG bit in the MCR0 register
The diagnosis stop state, according to the state of the DIAGSTOP bit in the MCR0 register.
The debug state, according to the state of the DBG bit in the MCR0 register.
The listen only state, according to the state of the LO bit in the MCR0 register.
The listen only state, to deal with errors caused by clock synchronization failure (for more detailed
information, refer to the PWD: Clock Synchronization chapter).
The sleep state, according to the state of the SLPRQ and SLPACK bits in the MCR0 register.
For the description of the SLPRQ, SLPACK, CONFIG, DIAGSTOP, DBG and LO bits, see
Section 3.2.3.2.1, “Module Configuration Register 0 (MCR0)
”.
NOTE
For a detailed description of the normal state, refer to the PWD: HW States
and Operation Modes chapter.
3.9.5
Normal Passive State
Protocol Operation Control:
Normal passive state.