![](http://datasheet.mmic.net.cn/370000/PFR4200MAE40_datasheet_16728610/PFR4200MAE40_192.png)
MFR4200 FlexRay Communication Controller
MFR4200 Data Sheet, Rev. 0
192
Freescale Semiconductor
3.7.1.1
AMI Interface Signals and Pins Description
Where:
I – input pin; O – output pin; I/O – input/output pin
3.7.2
MFR4200 HCS12 Interface
The MFR4200 HCS12 interface with HCS12 EBI paged mode support is shown in
Figure 3-145
.
The FlexRay CC to HCS12 connection with HCS12 EBI unpaged mode support is shown in
Figure 3-146
.
The MFR4200 HCS12 interface supports the paged and unpaged modes of the HCS12 external bus
interface connected to it.
The MFR4200 HCS12 interface is implemented as a synchronous HCS12 external bus slave
module, thus enabling fast data exchange between them.
The MFR4200 HCS12 interface decodes addresses of read/write transactions to its internal
registers and generates its internal CS signal with the use of the address/data lines PAD[0:15],
ACS[0:5] and XADDR[14:19] (see
Figure 3-147
).
— The address and data lines PAD[0:15] are multiplexed. They are denoted ADR[0:15] when
referring to the address and DATA[0:15] when referring to the data. The MFR4200 is selected
only when the address ADR[10:15] matches ACS[0:5] (ADR[10] matches ACS[0], ADR[11]
matches ACS[1], etc.), and the address XADDR[14:19] matches 0.
Table 3-20. AMI Interface Signals and Pins Description
Signal name
MCU External Bus and
Memory Controller Pin
FlexRay CC MCU
Interface Pin
Function Description
Name
I/O
Name
I/O
D[15:0]
D[15:0]
I/O*
D[15:0]
I/O
Data Bus
, D0 is the LSB of data
A[9:1]
A[9:1]
O
A[9:1]
I
Address Bus
, A1 is the LSB of address
RD/WR#
RD/WR#
O
WE#
I
Read/Write
– Indicates the direction of the data
transfer for a transaction. A logic one indicates a
read from a slave device; a logic zero indicates a
write to a slave device.
OE#
OE#
O
OE#
I
Output Enable Signal
, controls AMI data output
during read transactions
IRQn#
IRQn#
I
INT_CC#
O
I
nterrupt Request
(level sensitive) – One of the
eight external lines that can request, by means of
the internal interrupt controller, a service routine
from the MPC555.
IF_SEL[0:1]
–
–
IF_SEL[0:1]
I
Interface Select
– FlexRay CC MCU interface
configuration pins
CSn#
CSn#
O
CE#
I
Chip Select/Chip Enable
– These signal enable
peripheral or memory devices at programmed
addresses if defined appropriately in the memory
controller.