339
CHAPTER 21 ROM CORRECTION
User
’
s Manual U14701EJ3V0UD
21.3
ROM Correction Control Register
ROM correction is controlled by the correction control register (CORCN).
(1) Correction control register (CORCN)
This register controls whether or not the correction branch request signal is generated when the fetch address
matches the correction address set in correction address registers 0 and 1. The correction control register
consists of correction enable flags (COREN0, COREN1) and correction status flags (CORST0, CORST1). The
correction enable flags enable or disable the comparator match detection signal, and correction status flags show
the values are matched.
CORCN is set by a 1-bit or 8-bit memory manipulation instruction.
RESET input sets the value of this register to 00H.
Figure 21-3. Correction Control Register (CORCN) Format
Address: FF8AH After reset: 00H R/W
Note
Symbol
7
6
5
4
3
2
1
0
CORCN
0
0
0
0
COREN1
CORST1
COREN0
CORST0
COREN1
Correction address register 1 and fetch address match detection control
0
Disabled
1
Enabled
CORST1
Correction address register 1 and fetch address match detection flag
0
Not detected
1
Detected
COREN0
Correction address register 0 and fetch address match detection control
0
Disabled
1
Enabled
CORST0
Correction address register 0 and fetch address match detection flag
0
Not detected
1
Detected
Note
Bits 0 and 2 are read-only bits. Bits 0 and 2 are set (1) only when a match is detected by comparator. Do
not set these bits to 1 in software.