參數(shù)資料
型號: MC68MH360ZQ33L
廠商: Freescale Semiconductor
文件頁數(shù): 98/158頁
文件大?。?/td> 0K
描述: IC MPU QUICC 33MHZ 357-PBGA
標準包裝: 44
系列: M683xx
處理器類型: M683xx 32-位
速度: 33MHz
電壓: 5V
安裝類型: 表面貼裝
封裝/外殼: 357-BBGA
供應(yīng)商設(shè)備封裝: 357-PBGA(25x25)
包裝: 托盤
QMC Supplement
2.4 Channel-Specic Parameters
The channel-specic parameters are located in the lower part of the dual-ported RAM. Each
channel occupies 64 bytes of parameters. Physical time slots can be matched to logical
channels in several combinations. Unused logical channels leave a hole in the channel-
specic parameters that can be used for buffer descriptors for the other SCCs.
The channel-specic area determines the operating mode—HDLC or transparent. Several
entries take on different meanings depending on the protocol chosen.
2.4.1 Channel-Specic HDLC Parameters
Table 2-4 describes the channel-specic HDLC parameters. Boldfaced parameters must be
initialized by the user.
Table 2-4. Channel-Specific HDLC Parameters
Offset
Name
Width
(Bits)
Description
00
TBASE
16
Tx buffer descriptor base address—Offset of the channel’s transmit buffer
descriptor table relative to MCBASE, host-initialized. See Figure 2-2.
02
CHAMR
16
Channel mode register. See Section 2.4.1.1, “CHAMR—Channel Mode Register
(HDLC).”
04
TSTATE
32
Tx internal state —TSTATE denes the internal Tx state.
Host-initialized to 0x3800
_0000—FC = 8, Motorola mode for MH360.
Host-initialized to 0x3000
_0000— AT = 0, Motorola mode for 860MH.
Initialize before enabling the channel. See Section 2.4.1.2, “TSTATE—Tx Internal
State (HDLC).”
08
32
Tx internal data pointer—Points to current absolute address of channel.
0C
TBPTR
16
Tx buffer descriptor pointer (host-initialized to TBASE before enabling the channel
or after a fatal error before reinitializing the channel again)—Offset of current BD
relative to MCBASE. See Table 2-1. MCBASE + TBPTR gives the address for the
BD in use.
0E
16
Tx internal byte count—Number of remaining bytes
10
TUPACK
32
(Tx Temp) Unpack 4 bytes from 1 long word
14
ZISTATE
32
Zero-insertion state (host-initialized to 0x0000
_0100 for HDLC or transparent
operation)—Contains the previous state of the zero-insertion state machine.
18
TCRC
32
Temp transmit CRC—Temp value of CRC calculation result
1C
INTMSK
16
Channel’s interrupt mask ags—See Section 2.4.1.3, “INTMSK—Interrupt Mask
(HDLC).”
1E
BDFlags
16
Temp
20
RBASE
16
Rx buffer descriptor offset (host-initialized)— Denes the offset of the channel’s
receive BD table relative to MCBASE (64-Kbyte table). See Figure 2-2.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
FMC43DRXH-S734 CONN EDGECARD 86POS DIP .100 SLD
FMC36DRYS-S93 CONN EDGECARD 72POS .100 DIP SLD
MC68MH360VR33L IC MPU QUICC 33MHZ 357-PBGA
FMM43DSES-S243 CONN EDGECARD 86POS .156 EYELET
FSM44DSEF-S243 CONN EDGECARD 88POS .156 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68MH360ZQ33LR2 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68P11E1CFN2R2 制造商:Rochester Electronics LLC 功能描述:8BIT MCU 512RAM A/D EE - Bulk
MC68P11E1CFNE2R 功能描述:8位微控制器 -MCU 8B MCU 512 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
MC68P-3-2 制造商:PARKER 功能描述:
MC-68PLCC 制造商:SPC Multicomp 功能描述:SOCKET PLCC 68 PIN THRU-HOLE 制造商:SPC Multicomp 功能描述:SOCKET, PLCC, 68 PIN, THRU-HOLE 制造商:PRIVATE LABEL 功能描述:PLCC SOCKET, 68POS, THROUGH HOLE, Connector Type:PLCC Socket, Series:-, No. of C 制造商:SPC Multicomp 功能描述:PLCC SOCKET, 68POS, THROUGH HOLE, Connector Type:PLCC Socket, Series:-, No. of Contacts:68, Pitch Spacing:1.27mm, Contact Termination:Through Hole Vertical, Contact Material:Phosphor Bronze, Contact Plating:Tin , RoHS Compliant: Yes