![](http://datasheet.mmic.net.cn/30000/MC68322FT16_datasheet_2368702/MC68322FT16_277.png)
Index
Index-4
MC68322 USER’S MANUAL
MOTOROLA
registers
described 7-1
DRAM control 7-5
reset 7-10
static column 7-1
transfers
DMA data latch during 8-6
WE, RAS, and CAS during DRAM read 7-7
DRAM bus
(see memory data and address bus)
DRAM controller
accesses
burst, 7-10
bus arbitration, 7-9
acesses, 7-6
banks
location, 7-2
devices, 7-1
power-up, 7-10
read cycle, 7-7
registers
reset values, 7-10
registers and banks
base address and size fields, 7-1
ROM mode, 7-2
registers and banks, 7-1
timing mode, 7-5
timing modes, 7-5
write cycles, 7-8
DRAM controller, 7-1
DRAM interface signals, 2-7
DRMCR, 7-5
duplex operation
bottom-to-top (B2T) parameter 13-6
destination address (DA) during 13-6
duplex printing
explanation, 1-11
E
EC000 Core
DMA accesses 7-1
exceptions
address error 5-12
illegal 5-11
privileged violations 5-11
tracing 5-12
unimplemented 5-11
exceptions (see also exceptions)
flush request, DMA 8-3
illegal memory address access 5-3
status register during exception processing 5-7
electrical characteristics, 14-1
enhanced capabilities mode, 9-1
error condition
display list execution, during 11-4
DMA transfers 8-10
RGP operation, during 11-3
error condition, DMA during 8-6
error cycles, 9-12
exception handling, 5-1
exception processing
stack frame during 5-8
status register during 5-7
exception vector number 5-7
exceptions
address error, 5-12
bus cycles, 5-13
causes, 5-11
how processing occurs, 5-6
illegal 5-11
illegal and unimplemented instructions, 5-10
multiple 5-13
multiple, 5-13
operation, 5-6
priority 5-13
privilege violations, 5-11
processing-specific, 5-9
tracing, 5-12
types
instruction traps, 5-10
interrupt, 5-10
reset, 5-9
types, 5-9
unimplemented 5-11
exceptions, 5-6
EXIR0 ENB, D-2
EXIR0 EVENT, D-2
EXIR0 MODE, D-2
EXIR0 SEN, D-2
EXIR1 ENB, D-2
EXIR1 EVENT, D-2
EXIR1 MODE, D-2
EXIR1 SEN, D-2
expanded bit block graphic orders, 13-3
expanded bitmap, 12-1
expanded bitmaps
clipping, 13-3
external bus master
illegal memory address access 5-3
external bus master read cycle, 4-10
external bus master signals, 2-6
external bus master write cycle, 4-11
external bus master, 4-9
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.