- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180051 > M-ORSO82G51BM680-DB (LATTICE SEMICONDUCTOR CORP) FPGA, 1296 CLBS, 333000 GATES, PBGA680 PDF資料下載
參數(shù)資料
| 型號： | M-ORSO82G51BM680-DB |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| 封裝： | PLASTIC, FBGA-680 |
| 文件頁數(shù)： | 118/123頁 |
| 文件大小： | 2207K |
| 代理商： | M-ORSO82G51BM680-DB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁當前第118頁第119頁第120頁第121頁第122頁第123頁
Lattice Semiconductor
ORCA ORSO82G5 Data Sheet
94
Table 33. FPSC Function Pin Description
Symbol
I/O
Description
Common Signals for Both SERDES Quad A and B
PASB_RESETN
I
Active low reset for the embedded core. All non-SERDES specic registers
(addresses 308***, 309***, 30A***) in the embedded core are not reset.
PASB_TRISTN
I
Active low 3-state for embedded core output buffers. Internally tied high.
PASB_PDN
I
Active low power down of all SERDES blocks and associated I/Os. Internally tied
high.
PASB_TESTCLK
I
Clock input for BIST and loopback test. Internally tied high.
PBIST_TEST_ENN
I
Selection of PASB_TESTCLK input for BIST test. Internally tied high.
PLOOP_TEST_ENN
I
Selection of PASB_TESTCLK input for loopback test. Internally tied high.
PMP_TESTCLK
I
Clock input for microprocessor in test mode. Internally tied high.
PMP_TESTCLK_ENN
I
Selection of PMP_TESTCLK in test mode.Internally tied high.
PSYS_DOBISTN
I
Input to start BIST test. Internally tied high.
PSYS_RSSIG_ALL
O
Output result of BIST test.
SERDES Quad A and B Pins
REFCLKN_A
I
CML reference clock input—SERDES quad A.
REFCLKP_A
I
CML reference clock input—SERDES quad A.
REFCLKN_B
I
CML reference clock input—SERDES quad B.
REFCLKP_B
I
CML reference clock input—SERDES quad B.
REXT_A
—
Reference resistor—SERDES quad A.
REXT_B
—
Reference resistor—SERDES quad B.
REXTN_A
—
Reference resistor—SERDES quad A. A 3.32 K ± 1% resistor must be connected
across REXT_A and REXTN_A. This resistor should handle a current of 300 mΑ.
REXTN_B
—
Reference resistor—SERDES quad B. A 3.32 K ± 1% resistor must be connected
across REXT_B and REXTN_B. This resistor should handle a current of 300 mA.
HDINN_AA
I
High-speed CML receive data input—SERDES quad A, channel A.
HDINP_AA
I
High-speed CML receive data input—SERDES quad A, channel A.
HDINN_AB
I
High-speed CML receive data input—SERDES quad A, channel B.
HDINP_AB
I
High-speed CML receive data input—SERDES quad A, channel B.
HDINN_AC
I
High-speed CML receive data input—SERDES quad A, channel C.
HDINP_AC
I
High-speed CML receive data input—SERDES quad A, channel C.
HDINN_AD
I
High-speed CML receive data input—SERDES quad A, channel D.
HDINP_AD
I
High-speed CML receive data input—SERDES quad A, channel D.
HDINN_BA
I
High-speed CML receive data input—SERDES quad B, channel A.
HDINP_BA
I
High-speed CML receive data input—SERDES quad B, channel A.
HDINN_BB
I
High-speed CML receive data input—SERDES quad B, channel B.
HDINP_BB
I
High-speed CML receive data input—SERDES quad B, channel B.
HDINN_BC
I
High-speed CML receive data input—SERDES quad B, channel C.
HDINP_BC
I
High-speed CML receive data input—SERDES quad B, channel C.
HDINN_BD
I
High-speed CML receive data input—SERDES quad B, channel D.
HDINP_BD
I
High-speed CML receive data input—SERDES quad B, channel D.
SERDES quad A and B Pins
HDOUTN_AA
O
High-speed CML transmit data output—SERDES quad A, channel A.
HDOUTP_AA
O
High-speed CML transmit data output—SERDES quad A, channel A.
HDOUTN_AB
O
High-speed CML transmit data output—SERDES quad A, channel B.
相關PDF資料 |
PDF描述 |
|---|---|
| M-ORSO82G52BM680-DB | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| M-ORT82G51BM680-DB | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| M-ORT82G52BM680-DB | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| M.PI-1R1D12 | 1 ELEMENT, 1.1 uH, GENERAL PURPOSE INDUCTOR, SMD |
| M01-014-1452PA | 14 CONTACT(S), MALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SOLDER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MORTAR-44LB | 制造商:3M Electronic Products Division 功能描述:3M(TM) FIRE BARRIER MORTAR, 44 98040056073 制造商:3M Electronic Products Division 功能描述:Fire Barrier 44 lb Bag |
| MO-RX3930 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FSK RECEIVER MODULE |
| MO-RX3930-FS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FSK RECEIVER MODULE |
| MO-RX3930-FS315M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FSK RECEIVER MODULE |
| MO-RX3930-FS434M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FSK RECEIVER MODULE |
發(fā)布緊急采購，3分鐘左右您將得到回復。