- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180051 > M-ORSO82G51BM680-DB (LATTICE SEMICONDUCTOR CORP) FPGA, 1296 CLBS, 333000 GATES, PBGA680 PDF資料下載
參數(shù)資料
| 型號(hào)： | M-ORSO82G51BM680-DB |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| 封裝： | PLASTIC, FBGA-680 |
| 文件頁(yè)數(shù)： | 1/123頁(yè) |
| 文件大?。?/td> | 2207K |
| 代理商： | M-ORSO82G51BM680-DB |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)
www.latticesemi.com
1
orso82g5_01
ORCA ORSO82G5
1.0 - 2.7 Gbps SONET Backplane Interface FPSC
October 2002
Preliminary Data Sheet
Introduction
Lattice has extended its family of high-speed serial backplane devices with the ORSO82G5 device. Built on the
Series 4 recongurable embedded System-on-a-Chip (SoC) architecture, the ORSO82G5 is a high-speed trans-
ceiver with an aggregate bandwidth of over 20 Gbits/s that is targeted towards users needing high-speed back-
plane interfaces for SONET and other non-SONET applications. The ORSO82G5 has 8 channels of integrated 1.0-
2.7G SERDES channels with built-in Clock and Data Recovery (CDR), along with more than 400K usable FPGA
system gates. The CDR circuitry is a macrocell available from Lattice's smart silicon macro library and has already
been implemented in numerous applications, including ASICs, standard products, and FPSCs, to create interfaces
for STS-48/STM-16 and STS-192/STM-64 SONET/SDH applications. With the addition of protocol and access
logic such as protocol-independent framers, Asynchronous Transfer Mode (ATM) framers, Packet-over-SONET
(PoS) interfaces, and framers for HDLC for Internet Protocol (IP), designers can build a congurable interface
retaining proven backplane driver/receiver technology. Designers can also use the device to drive high-speed data
transfer across buses within a system that are not SONET/SDH based. The ORSO82G5 can also be used to pro-
vide a full 10 Gbits/s backplane data connection with protection between a line card and switch fabric.
The ORSO82G5 supports a clockless high-speed interface for interdevice communication on a board or across a
backplane. The built-in clock recovery of the ORSO82G5 allows for higher system performance, easier-to-design
clock domains in a multiboard system and fewer signals on the backplane. Network designers will benet from
using the backplane transceiver as a network termination device. A sister device, called the ORT82G5, supports
8B/10B encoding/decoding and link state machines for 10 Gbit Ethernet (XAUI) and Fiber Channel. The
ORSO82G5 performs SONET data scrambling/descrambling, streamlined SONET framing, limited Transport Over-
Head (TOH) handling, plus the programmable logic to terminate the network into proprietary systems. The cell pro-
cessing feature in the ORSO82G5 makes it ideal for interfacing devices with any proprietary data format across a
high-speed backplane. For non-SONET applications, all SONET functionality is hidden from the user and no prior
networking knowledge is required. The ORSO82G5 is completely pin-compatible with the ORT82G5 device.
Table 1. ORCA ORSO82G5 Family—Available FPGA Logic
1. The embedded core, Embedded System Bus, FPGA interface and MPI are not included in the above gate counts. The System Gate ranges
are derived from the following: Minimum System Gates assumes 100% of the PFU's are used for logic only (No PFU RAM) with 40% EBR
usage and 2 PLL's. Maximum System Gates assumes 80% of the PFU's are for logic, 20% are used for PFU RAM, with 80% EBR usage and
6 PLL's."
2. There are two 4K X 36 (144K bits each) RAM blocks in the embedded core which are also accessible by the FPGA logic.
Device
PFU Rows
PFU
Columns
Total PFUs
FPGA Max
User I/O
LUTs
EBR
Blocks
EBR Bits
(K)
FPGA
System
Gates (K)
1, 2
ORSO82G5
36
1296
372
10,368
12
111
333 - 643
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M-ORSO82G52BM680-DB | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| M-ORT82G51BM680-DB | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| M-ORT82G52BM680-DB | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| M.PI-1R1D12 | 1 ELEMENT, 1.1 uH, GENERAL PURPOSE INDUCTOR, SMD |
| M01-014-1452PA | 14 CONTACT(S), MALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SOLDER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MORTAR-44LB | 制造商:3M Electronic Products Division 功能描述:3M(TM) FIRE BARRIER MORTAR, 44 98040056073 制造商:3M Electronic Products Division 功能描述:Fire Barrier 44 lb Bag |
| MO-RX3930 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FSK RECEIVER MODULE |
| MO-RX3930-FS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FSK RECEIVER MODULE |
| MO-RX3930-FS315M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FSK RECEIVER MODULE |
| MO-RX3930-FS434M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FSK RECEIVER MODULE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。