- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385472 > LH7A404N0F000B3 (NXP Semiconductors N.V.) 32-Bit System-on-Chip PDF資料下載
參數(shù)資料
| 型號(hào)： | LH7A404N0F000B3 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 數(shù)學(xué)處理器 |
| 英文描述： | 32-Bit System-on-Chip |
| 封裝： | LH7A404N0F000B3<SOT1021-1 (LFBGA324)|<<http://www.nxp.com/packages/SOT1021-1.html<1<Always Pb-free,;LH7A404N0F092B3<SOT1021-1 (LFBGA324)|<<http://www.nxp.com/packages/SOT |
| 文件頁數(shù)： | 23/75頁 |
| 文件大?。?/td> | 1109K |
| 代理商： | LH7A404N0F000B3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
32-Bit System-on-Chip
LH7A404
Preliminary data sheet
23
NXP Semiconductors
Embedded SRAM
The LH7A404 incorporates 80 kB of embedded
SRAM. This embedded memory is used for storing
code, data, or LCD frame data and is contiguous with
external SDRAM. The 80 kB is large enough to store a
QVGA frame (320 × 240) at 8 bits per pixel, equivalent
to 70 kB of information.
Locating the frame buffer on chip reduces the overall
power consumed by LH7A404 applications. Normally,
the system performs external accesses to acquire this
data. The LCD controller automatically uses an over-
flow frame buffer in SDRAM if a larger screen size is
required. This overflow buffer can be located on any
4 kB page boundary in SDRAM, allowing software to
set the MMU (in the LCD controller) page tables so the
two memory areas appear contiguous, allowing byte,
half-word, and word accesses.
Static Memory Controller (SMC)
The asynchronous Static Memory Controller (SMC)
provides an interface between the AMBA AHB system
bus and external (off-chip) memory devices.
The SMC simultaneously supports up to eight inde-
pendently configurable memory banks. Each memory
bank can support:
SRAM
ROM
Flash EPROM
Burst ROM memory.
Each memory bank may use devices with either
8-, 16-, or 32-bit external memory data paths. The
memory controller is configured to support little-endian
operation only.
The memory banks can be configured to support:
Non-burst read and write accesses only to high-
speed CMOS static RAM
Non-burst write accesses, nonburst read accesses
and asynchronous page mode read accesses to
fast-boot block flash memory.
The SMC has six main functions:
Memory bank select
Access sequencing
Wait state generation
Byte lane write control
External bus interface
CompactFlash or PCMCIA interfacing.
SDRAM (Synchronous) Memory Controller
The SDRAM (Synchronous) Memory Controller pro-
vides a high speed memory interface to a wide variety of
synchronous memory devices, including Synchronous
DRAM, Synchronous Flash and Synchronous ROMs.
The key features of the controller are:
LCD DMA port for high bandwidth
Up to four Synchronous Memory banks can be inde-
pendently set up
Includes special configuration bits for Synchronous
ROM operation
Includes ability to program Synchronous Flash
devices using write and erase commands
On booting from Synchronous ROM, (and optionally
with Synchronous Flash), a configuration sequence is
performed before releasing the processor from reset
Data is transferred between the controller and the
Synchronous DRAM in four-word bursts. Longer
transfers within the same page are concatenated,
forming a seamless burst
Programmable for 16- or 32-bit data bus size
Two reset domains enable Synchronous DRAM con-
tents to be preserved over a ‘soft’ reset
Power saving Synchronous Memory SCKE and
external clock modes provided.
Secure Digital/MultiMediaCard (MMC)
The SD Memory Card is a flash-based memory card
that meets the security, capacity, performance,
and environment requirements inherent in electronic
devices. The SD Memory Card host supports
MultiMediaCard (MMC) operation as well, and is com-
patible with MMC Cards.
The SD/MMC controller can be used as an MMC
card controller or as an SD Card controller, and sup-
ports the full SD/MMC bus protocol as defined in the
MMC system specification 2.11 provided by the MMC
Association and the ‘SD Memory Card Spec v1.0’ from
the SD Association.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LH7A404N0F092B3 | 32-Bit System-on-Chip |
| LLNRK | LLNRK/LLSRK Series POWR-PRO Class RK1 |
| LLZ4V7 | 500mW Hermetically Sealed Glass Zener Voltage Regulators |
| LLZ43V | 500mW Hermetically Sealed Glass Zener Voltage Regulators |
| LLZ47V | 500mW Hermetically Sealed Glass Zener Voltage Regulators |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LH7A404N0F000B3,55 | 功能描述:ARM微控制器 - MCU LCD,USB FS/HOST,MMU,ADC,BGA324 RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LH7A404N0F000B3,551 | 制造商:NXP Semiconductors 功能描述: |
| LH7A404N0F000B3;55 | 功能描述:ARM微控制器 - MCU LCD USB FS/HOST MMU RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LH7A404N0F000B3;55 | 制造商:NXP Semiconductors 功能描述:IC 32BIT MCU 200MHZ LFBGA-324 |
| LH7A404N0F000B3-S | 功能描述:ARM微控制器 - MCU ARM9 LCD USB HOST RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。