- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385472 > LH7A404N0F000B3 (NXP Semiconductors N.V.) 32-Bit System-on-Chip PDF資料下載
參數(shù)資料
| 型號： | LH7A404N0F000B3 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 數(shù)學(xué)處理器 |
| 英文描述： | 32-Bit System-on-Chip |
| 封裝： | LH7A404N0F000B3<SOT1021-1 (LFBGA324)|<<http://www.nxp.com/packages/SOT1021-1.html<1<Always Pb-free,;LH7A404N0F092B3<SOT1021-1 (LFBGA324)|<<http://www.nxp.com/packages/SOT |
| 文件頁數(shù)： | 20/75頁 |
| 文件大?。?/td> | 1109K |
| 代理商： | LH7A404N0F000B3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
LH7A404
32-Bit System-on-Chip
20
Preliminary data sheet
NXP Semiconductors
AMBA APB BUS
The AMBA APB provides a lower-bandwidth bus for
peripherals accessed less frequently. This reduces the
loading on the AHB, allowing it to run faster to maxi-
mize system performance, while the APB can operate
at a lower clock rate to conserve power. The APB
Bridge is the only master on the APB. All AHB masters
can access APB peripherals via the ABP Bridge. The
APB clock frequency can be selected by software to
divide the clock speed of the AHB bus by 2, 4, or 8.
EXTERNAL BUS INTERFACE (EBI)
The External Bus Interface (EBI) provides a 32-bit-
wide, high speed gateway to external memory devices.
The supported memory devices include:
Asynchronous RAM/ROM/Flash
Synchronous DRAM/Flash
PCMCIA interfaces
CompactFlash interfaces.
The EBI can be controlled by either the Asynchro-
nous Memory Controller or Synchronous Memory Con-
troller. There is an arbiter on the EBI input, with priority
given to the Synchronous Memory Controller interface.
LCD BUS
The LCD controller has its own local memory bus
that connects it to the system’s embedded memory and
external SDRAM. The function of this local data bus is
to allow the LCD controller to perform its video refresh
function without congesting the main AHB bus. This
leads to better system performance and lower power
consumption. There is an arbiter on both the embed-
ded memory and the synchronous memory controller.
In both cases the LCD bus is given priority.
DMA BUSES
The LH7A404 has a DMA system that connects the
higher speed/higher data volume APB peripherals
(MMC, USB Device and AC97) to the AHB bus. This
enables the efficient transfer of data between these
peripherals and external memory without the interven-
tion of the ARM922T core.
USB HOST CONTROLLER DMA BUS
The USB Host Controller has its own DMA control-
ler. It acts as another bus master on the AHB bus. It
does not interact with the non-USB DMA controller
except in bus arbitration.
Memory Map
The LH7A404 system has a 32-bit-wide address bus,
allowing addressing up to 4GB of memory. This mem-
ory space is subdivided into a number of memory
banks, shown in Figure 4. Four of these banks (each
256MB) are allocated to the Synchronous Memory
Controller. Eight banks (each 256MB) are allocated to
the Asynchronous Memory Controller. Two of these
eight banks are designed for PCMCIA systems. Part of
the remaining memory space is allocated to the embed-
ded SRAM, and to the control registers of the AHB and
APB. The rest of the memory space is not used.
The LH7A404 can boot from both internal and exter-
nal devices. The selection is determined by the value of
five pins at power-on reset as shown in Table 6. If boot-
ing is from an external device (with INTBOOT = 0),
refer to Table 7. When booting from external synchro-
nous memory, bank 4 (nSCS3) is mapped into memory
location zero. When booting from external asynchro-
nous memory, memory bank 0 (nSCS0) is mapped into
memory location zero.
Figure 4 shows the memory map of the LH7A404
system for the two boot modes.
Once the LH7A404 has booted, the boot code can
configure the ARM922T MMU to remap the low mem-
ory space to a location in RAM. This allows the user to
set the interrupt vector table.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LH7A404N0F092B3 | 32-Bit System-on-Chip |
| LLNRK | LLNRK/LLSRK Series POWR-PRO Class RK1 |
| LLZ4V7 | 500mW Hermetically Sealed Glass Zener Voltage Regulators |
| LLZ43V | 500mW Hermetically Sealed Glass Zener Voltage Regulators |
| LLZ47V | 500mW Hermetically Sealed Glass Zener Voltage Regulators |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LH7A404N0F000B3,55 | 功能描述:ARM微控制器 - MCU LCD,USB FS/HOST,MMU,ADC,BGA324 RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LH7A404N0F000B3,551 | 制造商:NXP Semiconductors 功能描述: |
| LH7A404N0F000B3;55 | 功能描述:ARM微控制器 - MCU LCD USB FS/HOST MMU RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LH7A404N0F000B3;55 | 制造商:NXP Semiconductors 功能描述:IC 32BIT MCU 200MHZ LFBGA-324 |
| LH7A404N0F000B3-S | 功能描述:ARM微控制器 - MCU ARM9 LCD USB HOST RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。