- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371797 > HDMP-0452 Quad Port Bypass Circuit with CDR for Fibre Channel Arbitrated Loops PDF資料下載
參數(shù)資料
| 型號(hào)： | HDMP-0452 |
| 英文描述： | Quad Port Bypass Circuit with CDR for Fibre Channel Arbitrated Loops |
| 中文描述： | 四端口旁路電路與光纖通道仲裁環(huán)路的CDR |
| 文件頁數(shù)： | 7/12頁 |
| 文件大?。?/td> | 273K |
| 代理商： | HDMP-0452 |
7
HDMP-0452 Absolute Maximum Ratings
T
A
= 25
°
C, except as specified. Operation in excess of any of these conditions may result in permanent damage
to this device.
Symbol
Parameter
V
CC
Supply Voltage
V
IN,LVTTL
LVTTL Input Voltage
V
IN,HS_IN
HS_IN Input Voltage
I
O,LVTTL
LVTTL Output Voltage
T
stg
Storage Temperature
T
j
Junction Temperature
Units
V
V
V
mA
°
C
°
C
Min.
–0.7
–0.7
1.3
Max.
4.0
4.0
V
CC
±
13
+150
+125
–65
0
HDMP-0452 Guaranteed Operating Rates
T
A
= 0
°
C to +70
°
C, V
CC
= 3.15 V to 3.45 V
Serial Clock Rate
FC (MBd)
Min.
Max.
1040
1080
Serial Clock Rate
GE (MBd)
Min.
1240
Max.
1260
HDMP-0452 CDR Reference Clock Requirements
T
A
= 0
°
C to +70
°
C, V
CC
= 3.15 V to 3.45 V
Symbol
Parameter
f
Nominal Frequency
F
tol
Frequency Tolerance
Symm
Symmetry (Duty Cycle)
Units
MHz
ppm
%
Min.
Typ.
106.25
Max.
Min.
Typ.
125.00
Max.
–100
40
+100
60
–100
40
+100
60
HDMP-0452 DC Electrical Specifications
T
A
= 0
°
C to +70
°
C, V
CC
= 3.15 V to 3.45 V
Symbol
Parameter
V
IH,LVTTL
LVTTL Input High Voltage Range
V
IL,LVTTL
LVTTL Input Low Voltage Range
V
OH,LVTTL
LVTTL Output High Voltage Range, I
OH
= –400
μ
A
V
OL,LVTTL
LVTTL Output Low Voltage Level, I
OL
= 1 mA
I
IH,LVTTL
Input High Current (Magnitude), V
IN
= 2.4 V, V
CC
= 3.45 V
I
IL,LVTTL
Input Low Current (Magnitude), V
IN
= 0.4 V, V
CC
= 3.45 V
I
CC
Total Supply Current, T
A
= 25
°
C
Units
V
V
V
V
μ
A
μ
A
mA
Min.
2.0
0
2.2
0
Typ.
Max.
4.0
0.8
3.45
0.6
40
600
0.003
300
200
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-0552 | AGILENT HDMP-0552 QUAD PORT BYPASS CIRCUIT WITH CDR AND DATA VALID DETECTION |
| HDMP-1637A | Gigabit Ethernet Serialize/Deserialize (SerDes) with Differential PECL Clock Inputs(帶差分PECL時(shí)鐘輸入的千兆位以太網(wǎng)串行器/解串行器) |
| HDMP-1638 | Gigabit Ethernet Transceiver Chip with Dual Serial I/O and Differential PECL Clock Inputs(帶雙路串行I/O和差分PECL時(shí)鐘輸入的千兆位以太網(wǎng)收發(fā)器) |
| HDMP-2689 | Quad 2.125/1.0625 GBd Fibre Channel General Purpose SerDes |
| HDMP1526 | Optoelectronic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-0480 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Octal Cell Port Bypass Circuit without Clock and Data Recovery |
| HDMP-0482 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Octal Cell Port Bypass Circuit with CDR and Data Valid Detection |
| HDMP-0552 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AGILENT HDMP-0552 QUAD PORT BYPASS CIRCUIT WITH CDR AND DATA VALID DETECTION |
| HDMP1000 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic |
| HDMP-1002 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Receiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。