- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371797 > HDMP-0452 Quad Port Bypass Circuit with CDR for Fibre Channel Arbitrated Loops PDF資料下載
參數(shù)資料
| 型號(hào)： | HDMP-0452 |
| 英文描述： | Quad Port Bypass Circuit with CDR for Fibre Channel Arbitrated Loops |
| 中文描述： | 四端口旁路電路與光纖通道仲裁環(huán)路的CDR |
| 文件頁(yè)數(shù)： | 1/12頁(yè) |
| 文件大?。?/td> | 273K |
| 代理商： | HDMP-0452 |
Agilent HDMP-0452
Quad Port Bypass Circuit
with CDR for Fibre Channel
Arbitrated Loops
Data Sheet
Description
The HDMP-0452 is a Quad Port
Bypass Circuit (PBC) with a Clock
and Data Recovery (CDR) circuit
included. This device minimizes
part count, cost and jitter accumula-
tion while repeating incoming sig-
nals. Port Bypass Circuits are used
in hard disk arrays constructed in
Fibre Channel Arbitrated Loop
(FC-AL) configurations. By using
Port Bypass Circuits, hard disks
may be pulled out or swapped while
other disks in the array are available
to the system.
A Port Bypass Circuit (PBC) con-
sists of multiple 2:1 multiplexers
daisy chained along with a CDR.
Each port has two modes of opera-
tion: “disk in loop” and “disk by-
passed”. When the “disk in loop”
mode is selected, the loop goes into
and out of the disk drive at that
port. For example, data goes from
the HDMP-0452’s TO_NODE[n]
±
differential output pins to the Disk
Drive Transceiver IC’s (e.g., an
HDMP-1536A) Rx
±
differential
input pins. Data from the Disk Drive
Features
Supports 1.0625 GBd fibre
channel operation
Supports 1.25 GBd Gigabit
Ethernet (GE) operation
Quad PBC/CDR in one package
CDR location determined by
choice of cable input/output
Valid amplitude detection on
FM_NODE[0] input
Equalizers on all inputs
High speed LVPECL I/O
Buffered Line Logic (BLL) outputs
(no external bias resistors
required)
0.66 W typical power at
V
CC
= 3.3 V
44 pin, 10 mm, low cost plastic
QFP package
Applications
RAID, JBOD, BTS cabinets
1 => 1-4 serial buffer with or
w/o CDR
Transceiver IC’s Tx
±
differential
outputs goes to the HDMP-0452’s
FM_NODE[n]
±
differential input
pins. Figures 3 and 4 show con-
nection diagrams for disk drive
array applications. When the “disk
bypassed” mode is selected, the
disk drive is either absent or non-
functional and the loop bypasses
the hard disk.
The “disk bypassed” mode is
enabled by pulling the
BYPASS[n]– pin low. Leave
BYPASS[n]– floating to enable
the “disk in loop” mode. HDMP-
0452s may be cascaded with other
members of the HDMP-04XX/
HDMP-05XX family through the
FM_LOOP and TO_LOOP pins to
accommodate any number of hard
disks. See Table 2 to identify
which of the 5 cells (0:4) will
provide FM_LOOP and TO_LOOP
pins (cable connections). The
unused cells in this PBC may be
bypassed by using pulldown
resistors on the BYPASS[n]– pins
for these cells.
HDMP-0452
CAUTION: As with all semiconductor ICs, it is advised that normal static precautions be taken in the handling and assem-
bly of this component to prevent damage and/or degradation which may be induced by Electrostatic Discharge (ESD).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-0552 | AGILENT HDMP-0552 QUAD PORT BYPASS CIRCUIT WITH CDR AND DATA VALID DETECTION |
| HDMP-1637A | Gigabit Ethernet Serialize/Deserialize (SerDes) with Differential PECL Clock Inputs(帶差分PECL時(shí)鐘輸入的千兆位以太網(wǎng)串行器/解串行器) |
| HDMP-1638 | Gigabit Ethernet Transceiver Chip with Dual Serial I/O and Differential PECL Clock Inputs(帶雙路串行I/O和差分PECL時(shí)鐘輸入的千兆位以太網(wǎng)收發(fā)器) |
| HDMP-2689 | Quad 2.125/1.0625 GBd Fibre Channel General Purpose SerDes |
| HDMP1526 | Optoelectronic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-0480 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Octal Cell Port Bypass Circuit without Clock and Data Recovery |
| HDMP-0482 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Octal Cell Port Bypass Circuit with CDR and Data Valid Detection |
| HDMP-0552 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AGILENT HDMP-0552 QUAD PORT BYPASS CIRCUIT WITH CDR AND DATA VALID DETECTION |
| HDMP1000 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic |
| HDMP-1002 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Receiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。